STMicroelectronics STM32L031G6U3TR
- Part No.:
- STM32L031G6U3TR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 28-UFQFN
- Datasheet:
-
STM32L031G6U3TR.pdf
- Description:
- IC MCU 32BIT 32KB FLASH 28UFQFPN
- Quantity:
- Payment:

- Shipping:

Inventory:4,927
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32L031G6U3TR from STMicroelectronics is an ultra-low-power 32-bit Arm® Cortex®-M0+ microcontroller in a 28-pin UFQFPN (4×4 mm) package, featuring 32 KB Flash, 8 KB SRAM, 1 KB EEPROM with ECC, 12-bit ADC (1.14 Msps), and dual ultra-low-power comparators. It operates from 1.65–3.6 V across –40 to +125 °C and delivers 76 µA/MHz in Run mode - ideal for battery-powered sensor nodes and smart metering endpoints.
For engineers reviewing the STM32L031G6U3TR datasheet, STM32L031G6U3TR pinout, STM32L031G6U3TR application, or STM32L031G6U3TR equivalent, key selection criteria include standby current (0.23 µA), RTC-enabled Stop mode (0.6 µA with 8 KB RAM retention), 5 µs Flash wakeup time, and 31 I/Os with 5V tolerance - all critical for energy-constrained embedded control designs.
Technical Context
The STM32L031G6U3TR integrates a Cortex-M0+ core running up to 32 MHz with dynamic voltage scaling, supported by multiple clock sources: 16 MHz factory-trimmed HSI (±1%), 32 kHz LSE for RTC calibration, and programmable MSI (65 kHz–4.2 MHz). Its low-power architecture includes five operational modes - Run, Sleep, Low-power Run, Stop, and Standby - each with distinct peripheral enablement and current profiles.
Peripheral interconnect uses a centralized AHB/APB matrix enabling concurrent DMA transfers (7-channel controller) to ADC, USART, SPI, I²C, and timers without CPU intervention. Analog subsystem includes two independent comparators with window mode and wake-up capability down to 1.65 V, plus internal VREFINT and temperature sensor calibrated at production.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M0+, 32 MHz max - enables deterministic real-time control with 0.95 DMIPS/MHz efficiency |
| Memory | 32 KB Flash (ECC protected), 8 KB SRAM, 1 KB EEPROM (ECC) - supports robust firmware updates and data logging in field-deployed devices |
| Power Consumption | 0.23 µA Standby (2 wakeup pins), 0.6 µA Stop + RTC + 8 KB RAM retention - extends coin-cell battery life to >10 years in intermittent-sensing applications |
| ADC | 12-bit, 1.14 Msps, 10-channel, operational down to 1.65 V - allows high-resolution analog acquisition without external supply boosting |
| Timers | 8x timers including 1x ultra-low-power LPTIM, 1x RTC, 2x watchdogs - provides precise timing, calendar functions, and fail-safe supervision |
| I/O | 31 GPIOs (5V tolerant), 38 fast I/Os total - simplifies interface to legacy 5V peripherals and reduces level-shifter count |
| Clock Sources | HSI16 (±1%), LSE (32 kHz), MSI (65 kHz–4.2 MHz), PLL - eliminates need for external crystals in cost-sensitive designs while maintaining RTC accuracy |
Pinout & Package
STM32L031G6U3TR is housed in a 28-pin Ultra-Fine Pitch Quad Flat No-lead (UFQFPN) package measuring 4 × 4 mm with 0.5 mm pitch. This RoHS-compliant, ECOPACK®2-qualified package supports automated optical inspection and high-density PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Main power supply (1.65–3.6 V) | Primary core and I/O domain supply; decoupling required per datasheet layout guidelines |
| VSS | Ground reference | Dedicated analog/digital ground plane connection point for noise isolation |
| NRST | Active-low reset input | Asynchronous reset trigger with internal pull-up; accepts 5V-tolerant logic levels |
| PA0–PA15 | General-purpose I/Os | 31 total GPIOs; PA0–PA15, PB0–PB12, PC13–PC15 - configurable as EXTI lines, ADC inputs, or timer channels |
| PA1 | ADC_IN1 / TIM2_CH2 | Shared analog input and timer capture channel - enables synchronized sampling and event timing |
| PA2 | USART2_TX / LPUART1_TX | Dual-function UART transmit pin - supports both standard and low-power serial communication |
| PA3 | USART2_RX / LPUART1_RX | Dual-function UART receive pin - allows seamless transition between active and ultra-low-power comms modes |
| PA4 | SPI1_NSS / DAC_OUT1 | Chip select for SPI slave or DAC output - enables local analog actuation without external DAC |
| PA5 | SPI1_SCK | Clock output for synchronous peripheral interfacing - supports up to 16 Mbit/s operation |
| PA6 | SPI1_MISO / ADC_IN6 | Input for SPI readback or ADC channel 6 - permits sensor data acquisition over same physical trace |
| PA7 | SPI1_MOSI / ADC_IN7 | Output for SPI write or ADC channel 7 - enables compact sensor + actuator control loop integration |
| PA8 | CLOCK_OUTPUT / MCO | Programmable clock output (HSI, HSE, MSI, PLL) - aids system-level clock validation and test instrumentation |
| PA9 | USART1_TX | Dedicated full-speed USART transmit - used for debug, host interface, or firmware updates |
| PA10 | USART1_RX | Dedicated full-speed USART receive - complements PA9 for bidirectional host communication |
| PA13 | SWDIO | Serial Wire Debug I/O - enables non-intrusive debugging and programming via 2-pin SWD interface |
| PA14 | SWCLK | Serial Wire Debug clock - synchronizes debug data transfer with minimal pin overhead |
| PA15 | JTDI / SPI1_NSS | Debug input or SPI chip select - configurable for boundary scan or peripheral control |
| PB0 | ADC_IN8 / TIM2_CH3 | Analog input or timer capture - supports multi-sensor monitoring with hardware timestamping |
| PB1 | ADC_IN9 / TIM2_CH4 | Analog input or timer capture - extends simultaneous channel count for differential sensing |
| PB2 | BOOT1 | Boot configuration pin - selects system memory or user Flash boot mode at power-on reset |
| PB10 | I2C1_SCL | I²C clock line - supports SMBus/PMBus-compliant communication with sensors and PMICs |
| PB11 | I2C1_SDA | I²C data line - enables multi-drop bus topology with integrated digital filtering |
| PC13 | LSE_OSC_IN / RTC_OUT | Low-speed crystal input or RTC alarm output - provides accurate timekeeping and wake-up signaling |
| PC14 | LSE_OSC_OUT | Low-speed crystal output - completes 32.768 kHz oscillator circuit for ±20 ppm RTC accuracy |
| PC15 | OSC32_IN / RTC_REFIN | Optional 32 kHz reference input - allows external clock source for enhanced RTC stability |
| VREF+ | Analog reference positive | Connects to internal VREFINT or external precision reference - sets ADC full-scale range |
| VREF- | Analog reference negative | Connects to VSSA - defines ADC zero-scale baseline for ratiometric measurements |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power BOR | 5 selectable brownout thresholds (1.6–2.8 V) - ensures reliable reset during battery voltage sag without external supervisor IC |
| Pre-programmed bootloader | Supports USART and SPI-based firmware updates - eliminates need for dedicated programmer in field maintenance |
| Serial wire debug (SW-DP) | 2-pin debug interface with full flash memory access - reduces test fixture complexity and PCB footprint |
| ECC on Flash & EEPROM | Single-bit error correction and double-bit error detection - prevents silent data corruption in safety-critical logging |
| Temperature sensor | Calibrated at production (±1.5°C accuracy) - enables ambient condition monitoring without external sensor BOM cost |
| Programmable voltage detector (PVD) | Configurable trip points (2.2–2.9 V) - triggers interrupt or reset before brownout, enabling graceful shutdown |
Applications
| Smart Utility Metering | Wireless Sensor Node |
|---|---|
Use Scenario: Battery-powered gas/water meter with hourly pressure/temperature readings and LoRaWAN transmission every 12 hours. IC Role / Device Role / Timing Role: Main system controller executing sensor acquisition, data encryption, RTC-triggered transmission scheduling, and ultra-low-power sleep management. Use Value: 0.23 µA Standby current and 5 µs wakeup enable >15-year battery life; integrated AES acceleration (via DMA + peripherals) secures payload without CPU load. | Use Scenario: Industrial vibration monitor mounted on rotating equipment, sampling accelerometer data at 1 kHz and transmitting anomalies via BLE. IC Role / Device Role / Timing Role: Real-time signal processor using LPTIM for precise sampling intervals and dual comparators for threshold-triggered wake-up from Stop mode. Use Value: 0.6 µA Stop + RTC + 8 KB RAM retention preserves context across 99.9% duty-cycled operation; 12-bit ADC captures waveform detail without oversampling penalty. |
| Portable Medical Device | Asset Tracking Tag |
Use Scenario: Handheld pulse oximeter with OLED display, SpO₂/PR calculation, and USB-C charging status monitoring. IC Role / Device Role / Timing Role: System-on-chip managing optical sensor drivers, analog front-end conditioning, display refresh, and battery fuel-gauge via VREFINT/temperature sensor. Use Value: 31 5V-tolerant I/Os interface directly to display driver and USB-PD controller; 1 KB EEPROM stores calibration coefficients and usage logs with ECC protection. | Use Scenario: GPS-enabled logistics tag reporting location every 6 hours using GNSS + cellular fallback, powered by 1000 mAh Li-SOCl₂ battery. IC Role / Device Role / Timing Role: Power manager and host controller coordinating GPS module sleep/wake, modem handshaking, and secure OTA update verification. Use Value: Dual ultra-low-power comparators detect tamper events (case open) and initiate immediate transmission; 96-bit unique ID enables cryptographic device binding. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L011K4T6 | 16 KB Flash, 2 KB RAM, no EEPROM, identical 28-pin UFQFPN package and core | Lacks EEPROM and reduced RAM limits persistent data storage and complex state machines | Select when firmware size <16 KB and EEPROM not required; lower cost but less field-upgrade flexibility |
| EFM32PG12B500F1024GL125 | ARM Cortex-M4, 1024 KB Flash, 256 KB RAM, 1.4 µA deep sleep, proprietary energy profiler toolchain | Higher performance and memory, but larger QFN64 package and no 5V-tolerant I/Os | Choose for computationally intensive edge AI inference where sleep current <2 µA suffices and board space allows 9×9 mm package |
Compared with STM32L011K4T6, the STM32L031G6U3TR adds EEPROM and doubled RAM for robust data logging; versus EFM32PG12B500F1024GL125, it trades raw compute for smaller footprint, 5V I/O compatibility, and proven ST ecosystem support in cost-sensitive industrial designs.
Availability
STM32L031G6U3TR is available at Aetrix Electronics and suitable for smart metering, wireless sensor networks, portable medical devices, and asset tracking tags requiring stable component supply across extended product lifecycles.
Supply support for STM32L031G6U3TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive-grade components since 1987.
The STM32L0 series targets ultra-low-power embedded applications demanding sub-µA standby, integrated analog, and long-life battery operation - optimized for IoT edge nodes, wearables, and energy-harvesting systems.
FAQ
What is the maximum operating frequency and core type of the STM32L031G6U3TR?
The STM32L031G6U3TR features an Arm Cortex-M0+ core rated for up to 32 MHz operation. Its maximum frequency is achieved under 3.0–3.6 V supply with dynamic voltage scaling enabled. The core delivers 0.95 DMIPS/MHz and supports Thumb-2 instruction set for efficient code density and real-time responsiveness in resource-constrained environments.
Does the STM32L031G6U3TR support hardware encryption or security features?
The STM32L031G6U3TR does not integrate dedicated hardware cryptographic accelerators (e.g., AES, SHA, PKA). However, it supports secure firmware updates via its pre-programmed USART/SPI bootloader and includes a 96-bit unique ID for device authentication. Memory protection is enforced through sector write-protection bits in Flash and EEPROM, and the option to lock debug access via option bytes enhances basic IP protection.
Can the STM32L031G6U3TR operate from a single 1.8 V supply?
Yes - the STM32L031G6U3TR is fully specified for operation from 1.65 V to 3.6 V. At 1.8 V, it supports up to 16 MHz CPU frequency (per dynamic voltage scaling tables), retains full functionality of ADC (down to 1.65 V), comparators, and RTC, and achieves 0.35 µA Stop mode current. All 31 GPIOs remain 5V-tolerant regardless of VDD level.
What development tools are officially supported for STM32L031G6U3TR firmware development?
STMicroelectronics officially supports STM32CubeIDE (free Eclipse-based IDE), STM32CubeMX (graphical initialization code generator), and the STM32L0xx Standard Peripheral Library. Hardware tools include ST-LINK/V2-1 debug probes, NUCLEO-L031K6 and NUCLEO-L011K4 evaluation boards, and the STM32 Discovery kits. Keil MDK and IAR Embedded Workbench are also qualified third-party toolchains with full device support.
STM32L031G6U3TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 28-UFQFN
- Series:
- STM32L0
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 32MHz
- Connectivity:
- I2C, IrDA, LINbus, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 21
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 1K x 8
- RAM Size:
- 8K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.65V ~ 3.6V
- Data Converters:
- A/D 10x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32L031G6U3TR FAQ
1.How can I place an order for STM32L031G6U3TR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32L031G6U3TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32L031G6U3TR reliable?
The price and inventory of STM32L031G6U3TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32L031G6U3TR is usually 5 days.
3.What payment methods are accepted for STM32L031G6U3TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32L031G6U3TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32L031G6U3TR?
STM32L031G6U3TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32L031G6U3TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32L031G6U3TR?
For technical support, including STM32L031G6U3TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32L031G6U3TR requirements.
6.How does Aetrix verify that STM32L031G6U3TR is sourced from the original manufacturer or authorized distributors?
All STM32L031G6U3TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32L031G6U3TR meets industry standards.
7.What is the process for return or replacement of STM32L031G6U3TR?
All STM32L031G6U3TR units undergo pre-shipment inspection (PSI). If there is an issue with STM32L031G6U3TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32L031G6U3TR part is unused and in its original packaging.
Return procedure for STM32L031G6U3TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32L031G6U3TR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

