STMicroelectronics STM32L041K6U6TR
- Part No.:
- STM32L041K6U6TR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 32-UFQFN Exposed Pad
- Datasheet:
-
STM32L041K6U6TR.pdf
- Description:
- IC MCU 32BIT 32KB FLASH 32UFQFPN
- Quantity:
- Payment:

- Shipping:

Inventory:2,995
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32L041K6U6TR from STMicroelectronics is an ultra-low-power 32-bit Arm® Cortex®-M0+ microcontroller featuring 32 KB Flash, 8 KB SRAM, 1 KB EEPROM with ECC, 12-bit ADC (1.14 Msps), and hardware AES-128 encryption. It operates from 1.65 V to 3.6 V across –40 °C to +125 °C and achieves 0.35 µA Stop mode current with 16 wakeup lines - deployed in battery-powered IoT sensor nodes requiring long-term autonomous operation.
For engineers reviewing the STM32L041K6U6TR datasheet, STM32L041K6U6TR pinout, STM32L041K6U6TR application, or STM32L041K6U6TR equivalent, key selection criteria include ultra-low-power mode timing (5 µs Flash wakeup), 31 I/Os with 5V tolerance, integrated RTC + backup registers, and dual ultra-low-power comparators with wake-up capability down to 1.65 V.
Technical Context
The STM32L041K6U6TR implements a single-core Arm Cortex-M0+ running at up to 32 MHz, supported by dynamic voltage scaling and multiple clock sources: HSI16 (±1%), LSE (32 kHz RTC), MSI (65 kHz–4.2 MHz), and external crystal (1–25 MHz). Its low-power architecture includes five operational modes (Run, Sleep, Low-power Run/Sleep, Stop, Standby) with hierarchical wakeup paths and dedicated power supervisors (BOR with 5 thresholds, PVD).
Analog subsystem integration includes a 10-channel 12-bit ADC (1.14 Msps, functional down to 1.65 V), two independent ultra-low-power comparators (window mode + wake-up), temperature sensor, and internal voltage reference (VREFINT). Digital peripherals include 7-channel DMA, 8 timers (including LPTIM and RTC), AES-128 engine, CRC unit, and 96-bit unique ID.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M0+, 32 MHz max - delivers 0.95 DMIPS/MHz for deterministic real-time control in energy-constrained systems. |
| Memory | 32 KB Flash (ECC-protected), 8 KB SRAM, 1 KB EEPROM (ECC-protected) - enables robust firmware storage, data logging, and parameter retention without external components. |
| Low-Power Performance | 0.35 µA Stop mode (16 wakeup lines), 0.6 µA Stop+RTC+8 KB RAM retention - supports multi-year battery life in metering and wearable applications. |
| ADC | 12-bit, 1.14 Msps, 10 channels, functional down to 1.65 V - allows high-resolution sensing in wide-input-voltage industrial or environmental monitoring. |
| Crypto Engine | AES-128 hardware accelerator - offloads encryption/decryption tasks from CPU, reducing active time and power in secure firmware updates or sensor data transmission. |
| I/O Capability | 31 GPIOs, 5V tolerant - simplifies interface with legacy 5V peripherals and reduces level-shifter count in mixed-voltage designs. |
| Wakeup Time | 5 µs from Flash memory - ensures rapid response to external events while maintaining ultra-low average power in duty-cycled systems. |
Pinout & Package
STM32L041K6U6TR is housed in a 32-pin UFQFPN package (5 × 5 mm, 0.5 mm pitch), RoHS-compliant and ECOPACK®2 certified. Pin layout optimized for compact PCB layout and thermal performance in space-constrained embedded modules.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Power supply and ground | Dual VDD/VSS pairs ensure stable core and I/O domain operation; decoupling required per datasheet layout guidelines. |
| PA0–PA15, PB0–PB11 | General-purpose I/O | 31 total GPIOs; PA0–PA7 and PB0–PB11 support alternate functions including USART, SPI, I²C, timers, and ADC inputs. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; accepts external push-button or supervisor IC assertion for system-level recovery. |
| BOOT0 | Boot mode selection | High at reset enables system memory bootloader (USART/SPI); low selects main Flash memory execution - critical for field firmware recovery. |
| OSC_IN / OSC_OUT | External crystal oscillator interface | Supports 1–25 MHz crystals; used for precise clocking of USB, RTC, or high-accuracy timing applications. |
| VBAT | Battery backup supply | Connects to coin cell to retain RTC and 20-byte backup registers during main power loss - essential for time-stamped event logging. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power Stop mode | 0.35 µA with 16 wakeup lines - enables sub-microamp sleep states for wireless sensor nodes with infrequent polling intervals. |
| Hardware AES-128 | Dedicated cryptographic engine - accelerates secure boot, OTA updates, and encrypted sensor data transmission without CPU overhead. |
| 12-bit ADC with 10 channels | 1.14 Msps sampling rate, functional down to 1.65 V supply - supports simultaneous multi-sensor acquisition in battery-operated condition monitoring. |
| Dual ultra-low-power comparators | Window mode detection + wake-up capability down to 1.65 V - replaces external comparator ICs in threshold-triggered wake-up circuits (e.g., tamper detection, voltage monitoring). |
| RTC with calibration | 32 kHz LSE oscillator with ±1 ppm calibration accuracy - provides traceable timekeeping for data timestamping and scheduled wake-up without external TCXO. |
Applications
| Smart Utility Metering | Wearable Health Monitor |
|---|---|
Use Scenario: Battery-powered gas/water meter with hourly pressure/flow readings and LoRaWAN transmission. IC Role / Device Role / Timing Role: Main controller managing sensor acquisition, AES-encrypted data packaging, RTC-based transmission scheduling, and ultra-low-power Stop mode between cycles. Use Value: 0.35 µA Stop current extends 10-year battery life; 1 KB EEPROM stores calibration and usage history without external memory. | Use Scenario: Disposable ECG patch measuring heart rate and rhythm over 72-hour clinical monitoring period. IC Role / Device Role / Timing Role: Signal acquisition hub interfacing analog front-end, performing on-chip ADC oversampling, storing waveform snippets in SRAM, and triggering BLE transmission on anomaly detection. Use Value: 5 µs wakeup from Flash enables rapid response to arrhythmia events; 31 5V-tolerant I/Os simplify connection to diverse analog sensor chains. |
| Industrial Wireless Sensor Node | Asset Tracking Beacon |
Use Scenario: Vibration/temperature node on rotating machinery, transmitting alerts via NB-IoT every 15 minutes. IC Role / Device Role / Timing Role: Real-time data aggregator using dual comparators for threshold-triggered wake-up, LPTIM for precise interval timing, and AES for payload encryption before transmission. Use Value: Dual comparators eliminate need for external wake-up circuitry; 0.6 µA Stop+RTC mode maintains accurate scheduling while minimizing quiescent draw. | Use Scenario: GPS-denied indoor logistics tag reporting location via Bluetooth RSSI triangulation every 30 seconds. IC Role / Device Role / Timing Role: Low-power coordinator managing accelerometer motion detection, RTC-based periodic wake-up, and BLE advertising packet generation. Use Value: 8 KB SRAM buffers motion data between transmissions; 32 KB Flash accommodates BLE stack + application logic without external code storage. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L051K6U6TR | Same package and pinout; adds 2x USART (vs 1x USART + 1x LPUART), 1x additional SPI, and 2 KB more SRAM (10 KB vs 8 KB). | Preferred for designs requiring dual serial interfaces or larger buffer memory for protocol bridging (e.g., Modbus-to-LoRa gateways). | Select when extra UART/SPI channels or >8 KB RAM are required; otherwise, STM32L041K6U6TR offers lower cost and identical low-power profile. |
| STM32L031K6U6TR | Same footprint; reduced memory (32 KB Flash, 8 KB SRAM, no EEPROM), no AES engine, only 1 comparator, and no RTC calibration register. | Suitable for simpler timer/control tasks where data persistence, crypto, or precision RTC are unnecessary (e.g., basic LED controllers). | Choose only if EEPROM, AES, or calibrated RTC are excluded from requirements - STM32L041K6U6TR provides full feature set at minimal BOM cost premium. |
Compared with STM32L051K6U6TR, the STM32L041K6U6TR trades peripheral count for cost efficiency while retaining identical ultra-low-power performance and EEPROM/AES - making it optimal for cost-sensitive, security-aware sensor endpoints. Against STM32L031K6U6TR, it adds mission-critical features (calibrated RTC, dual comparators, EEPROM) without increasing package size or power consumption.
Availability
STM32L041K6U6TR is available at Aetrix Electronics and suitable for smart utility metering, wearable health monitors, industrial wireless sensor nodes, and asset tracking beacons requiring stable component supply across extended product lifecycles.
Supply support for STM32L041K6U6TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog products for industrial, automotive, and consumer markets.
The STM32L0 series targets ultra-low-power embedded applications demanding extended battery life, secure firmware execution, and rich analog integration - optimized for IoT edge nodes, portable medical devices, and energy-harvesting systems.
FAQ
What is the maximum operating frequency and core type of the STM32L041K6U6TR?
The STM32L041K6U6TR features an Arm Cortex-M0+ core rated for up to 32 MHz operation, delivering 0.95 DMIPS/MHz. It supports dynamic voltage scaling to maintain performance across its 1.65 V–3.6 V supply range, with factory-trimmed 16 MHz HSI oscillator accuracy of ±1% - enabling reliable real-time control without external crystal in cost-sensitive designs.
Does the STM32L041K6U6TR support hardware encryption, and what algorithm is implemented?
Yes, the STM32L041K6U6TR integrates a dedicated hardware AES-128 encryption engine compliant with FIPS-197. It supports ECB, CBC, CTR, and GCM modes with DMA-assisted operation, enabling secure firmware updates, encrypted sensor data transmission, and trusted boot verification - all without consuming CPU cycles or increasing active power.
How many I/O pins are 5V tolerant, and which packages support this part?
All 31 general-purpose I/Os on the STM32L041K6U6TR are 5V tolerant, simplifying interface with legacy peripherals. This specific variant (K6U6TR) uses the UFQFPN32 package (5 × 5 mm, 0.5 mm pitch), confirmed in ST's DS10780 Rev 6 datasheet Section 7.4 and Table 1 - distinct from LQFP32, UFQFPN48, or WLCSP25 variants in the same family.
What low-power modes does the STM32L041K6U6TR support, and what is the lowest achievable current draw?
The STM32L041K6U6TR supports five low-power modes: Sleep, Low-power Run/Sleep, Stop, and Standby. Its lowest current draw is 0.23 µA in Standby mode with two wakeup pins enabled, and 0.35 µA in Stop mode with 16 wakeup lines active - both measured at 25 °C per DS10780 Rev 6 Section 6.3.31 and 6.3.32, enabling multi-year operation on coin-cell batteries.
STM32L041K6U6TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 32-UFQFN Exposed Pad
- Series:
- STM32L0
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 32MHz
- Connectivity:
- I2C, IrDA, LINbus, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 25
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 1K x 8
- RAM Size:
- 8K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 10x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32L041K6U6TR FAQ
1.How can I place an order for STM32L041K6U6TR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32L041K6U6TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32L041K6U6TR reliable?
The price and inventory of STM32L041K6U6TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32L041K6U6TR is usually 5 days.
3.What payment methods are accepted for STM32L041K6U6TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32L041K6U6TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32L041K6U6TR?
STM32L041K6U6TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32L041K6U6TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32L041K6U6TR?
For technical support, including STM32L041K6U6TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32L041K6U6TR requirements.
6.How does Aetrix verify that STM32L041K6U6TR is sourced from the original manufacturer or authorized distributors?
All STM32L041K6U6TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32L041K6U6TR meets industry standards.
7.What is the process for return or replacement of STM32L041K6U6TR?
All STM32L041K6U6TR units undergo pre-shipment inspection (PSI). If there is an issue with STM32L041K6U6TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32L041K6U6TR part is unused and in its original packaging.
Return procedure for STM32L041K6U6TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32L041K6U6TR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

