STMicroelectronics STM32L051T8Y6TR
- Part No.:
- STM32L051T8Y6TR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 36-UFBGA, WLCSP
- Datasheet:
-
STM32L051T8Y6TR.pdf
- Description:
- IC MCU 32BIT 64KB FLASH 36WLCSP
- Quantity:
- Payment:

- Shipping:

Inventory:14,529
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32L051T8Y6TR from STMicroelectronics is an ultra-low-power 32-bit Arm® Cortex®-M0+ microcontroller in a 32-pin UFQFPN (5×5 mm) package, featuring 64 KB Flash, 8 KB SRAM, 2 KB EEPROM with ECC, 12-bit ADC (1.14 Msps), and dual ultra-low-power comparators. It operates from 1.65–3.6 V across –40 to +125 °C and targets battery-powered IoT sensors and portable medical devices requiring sub-µA standby current (0.27 µA).
For engineers reviewing the STM32L051T8Y6TR datasheet, STM32L051T8Y6TR pinout, STM32L051T8Y6TR application, or STM32L051T8Y6TR equivalent, key selection criteria include verified low-power mode timing (3.5 µs wakeup from RAM), 45 I/Os with 5V tolerance, integrated RTC + 8-KB RAM retention in Stop mode, and pre-programmed USART/SPI bootloader support.
Technical Context
The STM32L051T8Y6TR implements a Cortex-M0+ core with MPU, running at up to 32 MHz (0.95 DMIPS/MHz), supported by multiple clock sources: 1–25 MHz HSE, 32 kHz LSE for RTC, 16 MHz factory-trimmed HSI (±1%), and multispeed MSI (65 kHz–4.2 MHz). Its interconnect matrix routes peripherals-including 2x USART, 4x SPI, 2x I2C, 7-channel DMA, and 9 timers-to memory and I/O without CPU intervention.
Ultra-low-power operation is enforced via five distinct low-power modes: Standby (0.27 µA), Stop (0.4 µA), Stop+RTC+RAM retention (0.8 µA), Low-power Run, and Sleep. Power management includes programmable voltage detector (PVD), ultra-safe BOR with 5 thresholds, and dynamic voltage scaling-enabling precise trade-offs between performance and energy consumption in constrained environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M0+, 32 MHz max, 0.95 DMIPS/MHz - delivers deterministic real-time control with minimal power overhead. |
| Memory | 64 KB Flash (ECC), 8 KB SRAM, 2 KB EEPROM (ECC) - enables robust firmware storage, data logging, and parameter retention without external components. |
| ADC | 12-bit, 1.14 Msps, 16-channel, operational down to 1.65 V - supports high-resolution sensor acquisition in low-voltage battery systems. |
| Low-Power Modes | Standby: 0.27 µA (2 wakeup pins); Stop: 0.4 µA (16 wakeup lines); Stop+RTC+8KB RAM: 0.8 µA - extends coin-cell life to multi-year deployments. |
| Wakeup Time | 3.5 µs from RAM, 5 µs from Flash - ensures rapid response to critical events while preserving energy efficiency. |
| I/O Capability | 45 I/Os, 40 of which are 5V tolerant - simplifies interface with legacy logic and mixed-voltage peripherals without level shifters. |
| Clock Sources | HSE (1–25 MHz), LSE (32 kHz RTC), HSI16 (±1%), MSI (65 kHz–4.2 MHz), PLL - provides flexible timing architecture for precision timing and adaptive power scaling. |
Pinout & Package
STM32L051T8Y6TR uses a 32-pin Ultra-Fine Pitch Quad Flat No-lead (UFQFPN32) package measuring 5×5 mm with 0.5 mm pitch, optimized for space-constrained PCB layouts and automated assembly. The package complies with ECOPACK2 environmental standards.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Power supply and ground | Dual VDD/VSS pairs ensure stable core and I/O domain operation; decoupling required per datasheet layout guidelines. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; accepts external push-button or supervisor IC assertion. |
| PA0–PA15, PB0–PB11 | General-purpose I/Os | 45 total GPIOs; 40 support 5V tolerance; configurable as analog inputs, EXTI lines, or alternate functions (USART, SPI, I2C, timers). |
| OSC_IN / OSC_OUT | External crystal oscillator connection | Supports 1–25 MHz crystals; essential for precise timing in communication or RTC applications. |
| LSE_IN / LSE_OUT | 32 kHz RTC crystal connection | Enables calendar-mode RTC with ±1 ppm accuracy after calibration; critical for time-stamped sensor logging. |
| BOOT0 | Boot mode selection | Pulled low by default; high during reset forces system memory boot for ISP via USART or SPI. |
Key Features
| Feature | Design Value |
|---|---|
| ECC-protected memories | 64 KB Flash and 2 KB EEPROM include error correction-prevents silent data corruption in long-life field deployments. |
| Ultra-low-power comparators | 2x comparators with window mode and wake-up capability down to 1.65 V-enables autonomous voltage monitoring and event-triggered wake from Stop mode. |
| Pre-programmed bootloader | Factory-loaded USART/SPI bootloader-eliminates need for debug probe during initial firmware load or field updates. |
| Serial wire debug (SW-DP) | Single-wire debug interface with full SWD protocol support-reduces debug footprint to two pins (SWCLK/SWDIO) versus JTAG's five. |
| 9-timer suite | Includes 16-bit advanced (TIM2), 16-bit basic (TIM6), ultra-low-power LPTIM, SysTick, RTC, and dual watchdogs-covers precision PWM, timekeeping, safety supervision, and low-power timing simultaneously. |
Applications
| Smart Utility Metering | Portable Medical Sensors |
|---|---|
Use Scenario: Battery-powered gas/water meter with hourly pressure/flow sampling and daily RF transmission. IC Role / Device Role / Timing Role: Main controller managing sensor acquisition, EEPROM-based usage history, RTC-driven scheduling, and low-power UART-to-LoRaWAN bridge. Use Value: 0.27 µA Standby current and 3.5 µs wakeup enable >10-year battery life on CR2477 cells while maintaining timestamp accuracy via calibrated LSE. |
Use Scenario: Disposable ECG patch with 7-day continuous monitoring and Bluetooth LE alert transmission on anomaly detection. IC Role / Device Role / Timing Role: Signal acquisition hub using 12-bit ADC for analog front-end digitization, dual comparators for R-peak detection, and LPUART for host handoff. Use Value: 0.8 µA Stop+RTC+8KB RAM mode preserves waveform buffers and calibration data during sleep intervals, minimizing active time and extending single-charge operation. |
| Industrial Wireless Sensor Node | Asset Tracking Beacon |
Use Scenario: Vibration/temperature node in predictive maintenance system, transmitting encrypted telemetry every 15 minutes via NB-IoT. IC Role / Device Role / Timing Role: Edge processor executing FFT preprocessing, CRC-32 integrity checks, and secure AES-128 encryption before transmission. Use Value: 7-channel DMA offloads ADC→RAM→Crypto engine transfers, reducing CPU involvement and lowering average current to <12 µA per measurement cycle. |
Use Scenario: GPS-denied indoor asset tag using BLE proximity scanning and accelerometer-based motion wake-up. IC Role / Device Role / Timing Role: Motion-triggered controller using internal comparator + GPIO interrupt to exit Standby, read accelerometer over I2C, and broadcast BLE beacon packet. Use Value: Comparator wake-up capability down to 1.65 V allows operation directly from single Li-SOCl₂ cell (3.6 V nominal, aging to ~2.0 V), eliminating voltage regulation losses. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L071K8U6 | Same L0-series core, but adds 128 KB Flash, 20 KB SRAM, USB 2.0 FS device, and enhanced crypto (AES, RNG, PKA) | Required for USB-connected diagnostics or firmware updates; higher memory supports larger OTA payloads | Select when USB connectivity or cryptographic acceleration is mandatory; footprint differs (32-pin QFN vs. UFQFPN) |
| EFM32PG12B500F1024GL125 | ARM Cortex-M4, 1024 KB Flash, 256 KB RAM, lower active current (111 µA/MHz), but no EEPROM and larger 64-pin QFN package | Better suited for complex signal processing (e.g., FFT-based vibration analysis); lacks integrated EEPROM for parameter storage | Choose for compute-intensive edge analytics where Flash/RAM headroom outweighs EEPROM dependency and board space constraints |
Compared with STM32L051T8Y6TR, STM32L071K8U6 offers USB and crypto extensions at the cost of larger footprint and higher BOM, while EFM32PG12B500F1024GL125 trades EEPROM and compact size for raw processing headroom-making the STM32L051T8Y6TR optimal for cost-sensitive, space-constrained, EEPROM-dependent sensing nodes.
Availability
STM32L051T8Y6TR is available at Aetrix Electronics and suitable for smart utility metering, portable medical sensors, industrial wireless sensor nodes, and asset tracking beacons requiring stable component supply across extended product lifecycles.
Supply support for STM32L051T8Y6TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, MEMS, and automotive semiconductors since 1987.
The STM32L0 series targets ultra-low-power embedded applications-specifically battery-operated IoT endpoints, wearables, and energy-harvesting systems-where sub-µA standby, integrated EEPROM, and robust analog peripherals reduce system-level complexity.
FAQ
What is the maximum operating frequency and core type of the STM32L051T8Y6TR?
The STM32L051T8Y6TR features an Arm Cortex-M0+ core rated for up to 32 MHz operation, delivering 0.95 DMIPS per MHz. It achieves this frequency using internal HSI16 (±1% factory trim), PLL multiplication of HSE or MSI, or direct HSE input-enabling deterministic real-time execution while maintaining ultra-low-power efficiency in both Run and Sleep modes.
Does the STM32L051T8Y6TR support hardware encryption or secure boot?
No, the STM32L051T8Y6TR does not include dedicated hardware cryptographic accelerators (e.g., AES, SHA, PKA) or secure boot ROM. It relies on software-based encryption libraries and standard flash write protection mechanisms. For secure firmware update or data confidentiality, designers must implement external secure elements or select higher-tier L0/L4 variants like STM32L071 or STM32L4 series.
How many I/O pins are 5V tolerant, and what is the absolute maximum rating for VDD?
40 of the 45 general-purpose I/Os on the STM32L051T8Y6TR are 5V tolerant, allowing direct interfacing with 5V logic without level shifters. The absolute maximum VDD rating is 4.0 V per STMicroelectronics' DS10184 Rev 10, though recommended operating range remains 1.65–3.6 V for guaranteed functionality and low-power behavior.
Can the STM32L051T8Y6TR retain RAM contents during deep sleep, and how much RAM is preserved?
Yes-the STM32L051T8Y6TR retains full 8 KB SRAM contents in Stop mode when configured with RTC enabled and appropriate power control register settings. This mode draws only 0.8 µA and maintains data integrity across extended sleep periods, enabling fast context restoration upon wake without reloading from Flash or EEPROM.
STM32L051T8Y6TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 36-UFBGA, WLCSP
- Series:
- STM32L0
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 32MHz
- Connectivity:
- I2C, IrDA, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 29
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 2K x 8
- RAM Size:
- 8K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 10x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32L051T8Y6TR FAQ
1.How can I place an order for STM32L051T8Y6TR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32L051T8Y6TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32L051T8Y6TR reliable?
The price and inventory of STM32L051T8Y6TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32L051T8Y6TR is usually 5 days.
3.What payment methods are accepted for STM32L051T8Y6TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32L051T8Y6TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32L051T8Y6TR?
STM32L051T8Y6TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32L051T8Y6TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32L051T8Y6TR?
For technical support, including STM32L051T8Y6TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32L051T8Y6TR requirements.
6.How does Aetrix verify that STM32L051T8Y6TR is sourced from the original manufacturer or authorized distributors?
All STM32L051T8Y6TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32L051T8Y6TR meets industry standards.
7.What is the process for return or replacement of STM32L051T8Y6TR?
All STM32L051T8Y6TR units undergo pre-shipment inspection (PSI). If there is an issue with STM32L051T8Y6TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32L051T8Y6TR part is unused and in its original packaging.
Return procedure for STM32L051T8Y6TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32L051T8Y6TR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

