STMicroelectronics STM32L071CBT6TR
- Part No.:
- STM32L071CBT6TR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
STM32L071CBT6TR.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:35,337
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32L071CBT6TR from STMicroelectronics is an ultra-low-power 32-bit Arm® Cortex®-M0+ microcontroller with 128 KB Flash, 20 KB SRAM, 6 KB EEPROM, 12-bit ADC (1.14 Msps), and operating voltage range of 1.65–3.6 V. It delivers 0.95 DMIPS/MHz performance at up to 32 MHz and supports 78 5V-tolerant I/Os, making it suitable for battery-powered IoT sensor nodes requiring long runtime and mixed-signal integration.
For engineers reviewing the STM32L071CBT6TR datasheet, STM32L071CBT6TR pinout, STM32L071CBT6TR application, or STM32L071CBT6TR equivalent, key selection criteria include standby current (0.29 µA), RTC + RAM retention in Stop mode (0.86 µA), 5 µs Flash wakeup time, and dual ultra-low-power comparators with wake-up capability down to 1.65 V.
Technical Context
This MCU implements a dual-voltage domain architecture with separate regulator outputs for core (VDD) and I/O (VDDIO), enabling dynamic voltage scaling across Run, Sleep, Low-power Run, and Stop modes. Its interconnect matrix routes peripherals-including four USARTs (two with ISO 7816/IrDA), three I2C (two with SMBus/PMBus), and six SPI-to DMA channels without CPU intervention.
The embedded reset and supply management block integrates five BOR thresholds, programmable voltage detector (PVD), and POR/PDR with ultra-low-power design. Clock system includes factory-trimmed 16 MHz HSI (±1%), 32 kHz LSE for RTC calibration, and PLL supporting CPU frequencies up to 32 MHz with configurable pre-divider and multiplier.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M0+ with MPU, 32 MHz max, 0.95 DMIPS/MHz - enables deterministic real-time control in resource-constrained edge devices. |
| Memory | 128 KB Flash (ECC, read-while-write), 20 KB SRAM, 6 KB EEPROM - supports firmware updates with data integrity and nonvolatile parameter storage. |
| Power Modes | 0.29 µA Standby (3 wakeup pins), 0.86 µA Stop + RTC + 20 KB RAM retention - extends coin-cell battery life to >10 years in periodic sensing applications. |
| ADC | 12-bit, 1.14 Msps, 16-channel, 1.65 V min supply - allows high-resolution analog acquisition directly from low-voltage sensors without external LDO. |
| Timers | 11 timers including 2x 16-bit advanced (4-channel), 1x ultra-low-power LPTIM, RTC, SysTick, and 2 watchdogs - supports precise timing, PWM generation, and fail-safe monitoring. |
| I/O | 78 I/Os, 72 5V-tolerant, fast toggle (≤18 ns) - simplifies interface to legacy 5V peripherals and reduces level-shifter count in mixed-voltage systems. |
| Clock Sources | HSI16 (±1%), LSE (32 kHz RTC), MSI (65 kHz–4.2 MHz), PLL - eliminates need for external crystals in cost-sensitive designs while maintaining RTC accuracy. |
Pinout & Package
LQFP48 (7 × 7 mm, 0.5 mm pitch) package with exposed thermal pad (ECOPACK2 compliant). Pin count: 48 leads; body size: 7.0 × 7.0 × 1.4 mm; RoHS-compliant, halogen-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core power/ground | Dual-supply domain: VDD powers core/logic; VSS is common reference for all digital blocks. |
| VDDIO, VSSIO | I/O power/ground | Independent I/O rail enables 5V-tolerant operation even when core runs at 1.8 V - critical for mixed-voltage interfacing. |
| PA0–PA15, PB0–PB15, PC0–PC15, PD0–PD15 | General-purpose I/O | Configurable as GPIO, alternate function (USART/SPI/I2C), or analog input; 72 pins support 5V tolerance - reduces external protection components. |
| NRST | Active-low reset | Asynchronous reset input with internal pull-up; accepts 1.65–3.6 V logic - compatible with both 3.3 V and 1.8 V reset supervisors. |
| BOOT0 | Boot mode select | High at power-on selects system memory bootloader (USART/I2C/SPI); low selects user Flash - enables field firmware recovery without debugger. |
| OSC_IN / OSC_OUT | HSE crystal interface | Supports 1–25 MHz external crystal; internal load capacitors configurable via option bytes - eliminates two external caps in space-constrained layouts. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power BOR | 5 selectable thresholds (1.65–2.9 V) - ensures reliable reset across wide battery discharge curves without external supervisor IC. |
| Embedded EEPROM | 6 KB with ECC and 100 k-cycle endurance - stores calibration data, device IDs, or configuration parameters with guaranteed integrity over 20-year retention. |
| Serial wire debug (SW-DP) | Single-pin debug interface with SWO trace - enables real-time code profiling and low-overhead debugging in production firmware without dedicated JTAG pins. |
| Temperature sensor | Calibrated ±1.5°C accuracy (–40 to 125°C) with 16-bit ADC conversion - provides on-chip thermal monitoring for battery safety or ambient sensing without external sensor. |
| Low-power UART (LPUART) | Active at 1.65 V, <160 nA Stop mode current - maintains BLE/Wi-Fi module wake-up signaling while main MCU sleeps, reducing system idle power by >50%. |
Applications
| Smart Metering | Wearable Health Monitor |
|---|---|
Use Scenario: Battery-powered gas/water meter with pulse counting, LCD display, and RF telemetry. IC Role / Device Role / Timing Role: Main controller managing sensor acquisition, metrology calculations, display refresh, and sub-GHz RF transceiver timing synchronization. Use Value: 0.86 µA Stop mode + RTC + full RAM retention enables hourly wake-up for data logging and transmission without RAM reload - cuts average current to <1 µA. | Use Scenario: ECG patch with dry electrodes, Bluetooth LE connectivity, and motion artifact compensation. IC Role / Device Role / Timing Role: Signal acquisition hub processing analog front-end outputs, running adaptive filtering algorithms, and managing BLE advertising intervals. Use Value: Dual ultra-low-power comparators detect R-wave peaks with <500 ns latency and wake CPU from Stop mode - achieves sub-10 µA average system current during continuous monitoring. |
| Industrial Sensor Node | Asset Tracking Beacon |
Use Scenario: Wireless vibration/temperature node deployed in factory machinery with 10-year battery life target. IC Role / Device Role / Timing Role: Data concentrator acquiring from MEMS accelerometer and thermistor, performing FFT preprocessing, and triggering LoRaWAN uplink on threshold breach. Use Value: 12-bit ADC with hardware oversampling (up to 16x) achieves 14-bit ENOB at 10 ksps - eliminates external sigma-delta converter and associated power draw. | Use Scenario: GPS-denied indoor asset tracker using BLE RSSI triangulation and motion-triggered location reporting. IC Role / Device Role / Timing Role: Motion-aware coordinator sampling accelerometer every 500 ms, detecting movement via LPTIM-based windowed comparison, and initiating BLE connection only on event. Use Value: LPTIM operates independently in Stop mode with 32 kHz LSE clock - enables motion detection at <150 nA, extending CR2032 battery life beyond 5 years. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L072CBT6 | Same package and pinout; adds AES-128 accelerator and true random number generator (TRNG). | Required for secure firmware updates or encrypted sensor data transmission. | Select when cryptographic services are mandatory; otherwise, STM32L071CBT6TR offers identical power/performance at lower cost. |
| STM32L051C8T6 | Smaller memory (64 KB Flash, 8 KB SRAM), no EEPROM, fewer peripherals (3x USART, 2x I2C, 3x SPI). | Suitable for simpler sensor endpoints where data logging and complex comms are not needed. | Choose for cost-optimized designs with minimal peripheral requirements and no EEPROM dependency. |
Compared with STM32L072CBT6, the STM32L071CBT6TR lacks hardware crypto but matches its ultra-low-power profile and peripheral set; versus STM32L051C8T6, it doubles Flash/SRAM, adds EEPROM and two extra USARTs - enabling richer firmware features and longer field data retention without external memory.
Availability
STM32L071CBT6TR is available at Aetrix Electronics and suitable for smart metering, wearable health monitors, industrial sensor nodes, and asset tracking beacons requiring stable component supply across multi-year production cycles.
Supply support for STM32L071CBT6TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive-grade components since 1987.
The STM32L0 series targets ultra-low-power applications in battery-operated and energy-harvesting systems, emphasizing sub-µA sleep currents, integrated EEPROM, and robust analog peripherals for edge intelligence without external support components.
FAQ
What is the maximum operating frequency and corresponding power consumption in Run mode?
The STM32L071CBT6TR operates up to 32 MHz with 0.95 DMIPS/MHz performance. At 32 MHz and 3.3 V supply, typical Run mode current is 93 µA/MHz (≈3.0 mA total), verified per DS10690 Rev 7 Table 29. This value assumes code execution from Flash with active peripherals disabled - adding ADC or UART increases current linearly based on enabled functions.
Does this MCU support hardware encryption or secure boot?
No, the STM32L071CBT6TR does not include hardware AES, DES, or TRNG blocks. Secure boot relies on software-implemented signature verification using the embedded CRC unit and protected Flash sectors. For hardware-accelerated cryptography, ST recommends the pin-compatible STM32L072CBT6 variant, which adds AES-128 and TRNG peripherals.
Can the 6 KB EEPROM be used for storing calibration coefficients across power cycles?
Yes - the 6 KB data EEPROM is rated for 100,000 write/erase cycles and 20-year data retention at 85°C (DS10690 Rev 7 Section 6.3.9). It supports byte/word programming and sector erase, with ECC protection ensuring bit-error correction during read operations. Calibration data written during factory test remains intact through 100,000 field rewrites.
What are the thermal limitations for continuous operation in LQFP48 package?
The LQFP48 package has a maximum junction temperature of 125°C and thermal resistance θJA = 60°C/W (DS10690 Rev 7 Table 24). At 3.3 V and 32 MHz with all peripherals active, typical power dissipation is ~15 mW - resulting in <1°C junction rise above ambient. Derating is required only above 100°C ambient or under forced convection constraints.
STM32L071CBT6TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 48-LQFP
- Series:
- STM32L0
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 32MHz
- Connectivity:
- I2C, IrDA, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 37
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 6K x 8
- RAM Size:
- 20K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.65V ~ 3.6V
- Data Converters:
- A/D 13x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32L071CBT6TR FAQ
1.How can I place an order for STM32L071CBT6TR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32L071CBT6TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32L071CBT6TR reliable?
The price and inventory of STM32L071CBT6TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32L071CBT6TR is usually 5 days.
3.What payment methods are accepted for STM32L071CBT6TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32L071CBT6TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32L071CBT6TR?
STM32L071CBT6TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32L071CBT6TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32L071CBT6TR?
For technical support, including STM32L071CBT6TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32L071CBT6TR requirements.
6.How does Aetrix verify that STM32L071CBT6TR is sourced from the original manufacturer or authorized distributors?
All STM32L071CBT6TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32L071CBT6TR meets industry standards.
7.What is the process for return or replacement of STM32L071CBT6TR?
All STM32L071CBT6TR units undergo pre-shipment inspection (PSI). If there is an issue with STM32L071CBT6TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32L071CBT6TR part is unused and in its original packaging.
Return procedure for STM32L071CBT6TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32L071CBT6TR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

