STMicroelectronics STM32L071CZT3
- Part No.:
- STM32L071CZT3
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
STM32L071CZT3.pdf
- Description:
- IC MCU 32BIT 192KB FLASH 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,037
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32L071CZT3 from STMicroelectronics is an ultra-low-power 32-bit Arm® Cortex®-M0+ microcontroller in LQFP48 package, featuring 192 KB Flash, 20 KB SRAM, 6 KB EEPROM with ECC, 12-bit ADC (1.14 Msps), and operation from 1.65 V to 3.6 V across –40 °C to +125 °C. It delivers 0.95 DMIPS/MHz performance and supports battery-powered IoT sensor nodes requiring long runtime and RTC-backed data logging.
For engineers reviewing the STM32L071CZT3 datasheet, STM32L071CZT3 pinout, STM32L071CZT3 application, or STM32L071CZT3 equivalent, key selection criteria include standby current (0.29 µA), 78 I/Os with 5V tolerance, integrated 32 kHz RTC oscillator with calibration, and dual ultra-low-power comparators with wake-up capability down to 1.65 V.
Technical Context
The STM32L071CZT3 implements a single-core Arm Cortex-M0+ with Memory Protection Unit (MPU), operating at up to 32 MHz using multiple clock sources: 1–25 MHz HSE, 32 kHz LSE for RTC, 16 MHz factory-trimmed HSI, and multispeed MSI (65 kHz–4.2 MHz). Its interconnect matrix enables concurrent peripheral access without CPU arbitration overhead.
Ultra-low-power operation is achieved via five low-power modes (Run, Sleep, Low-power Run, Low-power Sleep, Stop, Standby), dynamic voltage scaling, and hardware-accelerated peripherals including 7-channel DMA supporting ADC, USART, SPI, I2C, and timers - all while maintaining full 5V-tolerant GPIO functionality in active and wake-up states.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M0+, 32-bit, up to 32 MHz, 0.95 DMIPS/MHz - enables deterministic real-time control with minimal power per instruction. |
| Flash / SRAM / EEPROM | 192 KB Flash (ECC, read-while-write), 20 KB SRAM, 6 KB EEPROM (ECC) - supports firmware updates, data logging, and parameter storage with error resilience. |
| ADC | 12-bit, 1.14 Msps, up to 16 channels, operational down to 1.65 V - suitable for precision analog sensing in battery-depleted conditions. |
| Low-power Modes | 0.29 µA Standby (3 wakeup pins), 0.43 µA Stop (16 wakeup lines), 0.86 µA Stop + RTC + 20 KB RAM retention - extends coin-cell or energy-harvesting system lifetime. |
| I/O Count & Tolerance | 48-pin LQFP package with 37 GPIOs (78 total I/Os across variants), 78 I/Os 5V tolerant - simplifies interface to legacy 5V peripherals without level shifters. |
| Timers & Watchdogs | 11 timers including 2x 16-bit advanced (4-channel), 2x 16-bit general-purpose (2-channel), 1x ultra-low-power LPTIM, RTC, SysTick, and dual watchdogs (IWDG/WWDG) - enables precise timing, pulse generation, and system safety monitoring. |
| Communication Interfaces | 4x USART (2 ISO 7816/IrDA), 1x LPUART, up to 6x SPI (16 Mbit/s), 3x I2C (2 SMBus/PMBus) - supports secure smart-card readers, low-power BLE coexistence, and multi-sensor I2C buses. |
Pinout & Package
LQFP48 (7 × 7 mm, 0.5 mm pitch), ECOPACK2-compliant, with exposed thermal pad (not electrically connected). Pin count matches package footprint; all signals mapped per STM32L071CZ device variant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Power supply and ground | Dual VDD/VSS pairs ensure stable core and I/O domain operation; decoupling required per datasheet layout guidelines. |
| PA0–PA15, PB0–PB15, PC0–PC15, PD0–PD15 | General-purpose I/Os | Up to 37 configurable GPIOs; most support 5V tolerance, multiple alternate functions (USART, SPI, I2C, ADC), and external interrupt capability. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; accepts 1.65–3.6 V logic; supports external reset button or supervisor IC integration. |
| BOOT0 | Boot mode selection | High at reset forces system memory boot (for DFU/UART bootloader); tied low for normal Flash execution. |
| OSC_IN / OSC_OUT | HSE crystal oscillator inputs | Supports 1–25 MHz external crystal; optional load capacitors required; used for high-accuracy timing and USB clock derivation. |
| RTC_OUT / RTC_IN | 32 kHz LSE oscillator terminals | Drives external 32.768 kHz crystal for RTC calendar/timekeeping with ±20 ppm accuracy and temperature compensation support. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power BOR | 5 selectable brownout thresholds (1.62–2.5 V) enable robust operation across wide battery discharge curves without external supervisors. |
| Pre-programmed bootloader | Factory-loaded UART/I2C/SPI bootloader allows field firmware updates without JTAG/SWD debug hardware. |
| Embedded ECC | Hardware ECC on Flash and EEPROM prevents silent data corruption during write/erase cycles and extends memory endurance. |
| Serial wire debug (SW-DP) | 2-pin SWD interface supports full debug, flash programming, and real-time trace - reduces debug footprint vs JTAG. |
| Temperature sensor & VREFINT | Calibrated internal temperature sensor (±2 °C accuracy) and 1.22 V reference enable self-monitoring and ratiometric ADC measurements without external components. |
Applications
| Smart Utility Metering | Wearable Health Monitor |
|---|---|
Use Scenario: Battery-operated gas/water meter with hourly pressure/flow readings, tamper detection, and LoRaWAN transmission every 12 hours. IC Role / Device Role / Timing Role: Main controller executing metering algorithms, managing RTC-triggered sampling, and coordinating low-power radio wake-up via LPUART. Use Value: 0.29 µA standby current enables >10-year battery life; 6 KB EEPROM stores calibration and event logs with ECC protection against radiation-induced bit flips. | Use Scenario: Optical heart-rate sensor worn continuously, measuring PPG signals and computing BPM while logging data to local flash. IC Role / Device Role / Timing Role: Sensor hub aggregating ADC data, running digital filters on 20 KB SRAM, and entering Stop mode between 250 ms measurement intervals. Use Value: 12-bit ADC with 1.14 Msps captures high-fidelity PPG waveforms; ultra-low-power comparators detect motion artifacts and trigger adaptive sampling. |
| Industrial Predictive Maintenance Node | Asset Tracking Beacon |
Use Scenario: Vibration and temperature sensor node mounted on motor housing, transmitting FFT-based anomaly alerts via NB-IoT when thresholds exceeded. IC Role / Device Role / Timing Role: Real-time vibration analysis host using DMA-accelerated ADC sampling and timer-triggered FFT computation in RAM. Use Value: 7-channel DMA offloads CPU during continuous 10 ksps sampling; 16 MHz HSI ±1% accuracy ensures consistent FFT bin resolution without external crystal. | Use Scenario: GPS-denied indoor asset tracker using BLE beaconing and accelerometer-based motion detection to conserve battery. IC Role / Device Role / Timing Role: Motion-triggered controller waking from Standby on accelerometer interrupt, reading GPS fix (if available), and broadcasting BLE advertisement packet. Use Value: 5 µs wakeup from Flash enables rapid response to motion events; 32 kHz RTC with calibration maintains accurate timekeeping for scheduled BLE advertising intervals. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L072CZT6 | Same package and pinout; adds AES-128 hardware crypto engine and true random number generator (TRNG). | Required for firmware signing, secure OTA updates, or FIPS-compliant data encryption in regulated environments. | Select when cryptographic acceleration is mandatory; otherwise, STM32L071CZT3 offers identical power/performance at lower cost. |
| STM32L031K6T6 | Smaller footprint (LQFP32), reduced resources: 32 KB Flash, 8 KB SRAM, no EEPROM, only 1x USART, 1x SPI, 1x I2C. | Suitable for simpler sensor endpoints where EEPROM logging, dual comparators, or multi-interface connectivity are unnecessary. | Choose for cost-sensitive, space-constrained designs with minimal peripheral requirements and no RTC-backed data retention needs. |
Compared with STM32L072CZT6, the STM32L071CZT3 omits crypto accelerators but retains identical ultra-low-power performance and analog features; versus STM32L031K6T6, it provides 6× more Flash, EEPROM persistence, and expanded communication flexibility - making it optimal for feature-rich, battery-constrained edge nodes.
Availability
STM32L071CZT3 is available at Aetrix Electronics and suitable for smart metering, wearable health monitors, industrial predictive maintenance sensors, and asset tracking beacons requiring stable component supply across extended product lifecycles.
Supply support for STM32L071CZT3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, MEMS, and automotive semiconductors since 1987.
The STM32L0 Access line targets ultra-low-power embedded applications demanding extended battery life, robust operation across industrial temperatures, and integrated analog peripherals - optimized for cost-sensitive, high-volume IoT endpoints.
FAQ
What is the maximum operating frequency and core type of the STM32L071CZT3?
The STM32L071CZT3 uses an Arm Cortex-M0+ core rated for up to 32 MHz operation, delivering 0.95 DMIPS/MHz. Its maximum frequency is constrained by supply voltage: 32 MHz at 3.0–3.6 V, 24 MHz at 2.4–2.99 V, and 16 MHz at 1.65–2.39 V, per dynamic voltage scaling specifications in DS10690 Rev 7 Section 4.1.
Does the STM32L071CZT3 support hardware encryption or secure boot?
No, the STM32L071CZT3 does not include hardware cryptographic accelerators (AES, DES, SHA) or secure boot ROM. Those features are present in the STM32L072 and STM32L082 derivatives. This part relies on software-based encryption libraries and standard boot vector validation, making it suitable for non-security-critical applications.
How many I/O pins are 5V tolerant, and what is the absolute maximum rating?
Of the 37 GPIOs available in the LQFP48 package, 78 total I/Os across the STM32L071xZ family are 5V tolerant - meaning they accept up to 5.5 V on input regardless of VDD level. Absolute maximum rating for any I/O pin is VDD + 4 V, with VDD ranging from 1.65 V to 3.6 V, as specified in Section 6.2 of DS10690 Rev 7.
Can the STM32L071CZT3 retain RAM contents during Stop mode, and how much is preserved?
Yes, the STM32L071CZT3 can retain up to 20 KB of SRAM during Stop mode when configured with the "SRAM retention" option. In Stop mode + RTC configuration, 20 KB RAM remains powered and accessible upon wake-up, enabling fast context restoration without reloading variables from Flash or EEPROM.
STM32L071CZT3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 48-LQFP
- Series:
- STM32L0
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 32MHz
- Connectivity:
- I2C, IrDA, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 40
- Program Memory Size:
- 192KB (192K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 6K x 8
- RAM Size:
- 20K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.65V ~ 3.6V
- Data Converters:
- A/D 13x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32L071CZT3 FAQ
1.How can I place an order for STM32L071CZT3 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32L071CZT3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32L071CZT3 reliable?
The price and inventory of STM32L071CZT3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32L071CZT3 is usually 5 days.
3.What payment methods are accepted for STM32L071CZT3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32L071CZT3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32L071CZT3?
STM32L071CZT3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32L071CZT3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32L071CZT3?
For technical support, including STM32L071CZT3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32L071CZT3 requirements.
6.How does Aetrix verify that STM32L071CZT3 is sourced from the original manufacturer or authorized distributors?
All STM32L071CZT3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32L071CZT3 meets industry standards.
7.What is the process for return or replacement of STM32L071CZT3?
All STM32L071CZT3 units undergo pre-shipment inspection (PSI). If there is an issue with STM32L071CZT3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32L071CZT3 part is unused and in its original packaging.
Return procedure for STM32L071CZT3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32L071CZT3 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

