STMicroelectronics STM32L081CBT6
- Part No.:
- STM32L081CBT6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
STM32L081CBT6.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,722
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32L081CBT6 from STMicroelectronics is an ultra-low-power 32-bit Arm® Cortex®-M0+ microcontroller with 192 KB Flash, 20 KB SRAM, and 6 KB EEPROM with ECC; features 12-bit ADC (1.14 Msps), AES-128 hardware encryption, and operates from 1.65–3.6 V across –40 to +125 °C for battery-powered industrial sensors and smart metering endpoints.
For engineers reviewing the STM32L081CBT6 datasheet, STM32L081CBT6 pinout, STM32L081CBT6 application, or STM32L081CBT6 equivalent, key selection criteria include standby current (0.29 µA), RTC-enabled stop mode (0.86 µA), 5 µs Flash wakeup, 31 5V-tolerant I/Os, and integrated AES for secure firmware updates in constrained-edge devices.
Technical Context
The STM32L081CBT6 implements a dual-bank Flash architecture with read-while-write capability and ECC protection, enabling safe over-the-air updates without halting execution. Its clock system integrates six independent sources-including factory-trimmed 16 MHz HSI (±1%), 32 kHz LSE for RTC calibration, and programmable MSI (65 kHz–4.2 MHz)-managed via a configurable clock tree supporting dynamic voltage scaling.
Low-power operation is enforced by five hierarchical modes: Run, Sleep, Low-power Run, Stop, and Standby-each with distinct peripheral availability and retention options. The device supports wake-up from Stop mode via 16 lines or from Standby via three dedicated pins, with hardware-accelerated AES and CRC units operating independently of CPU state.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M0+ @ up to 32 MHz; 0.95 DMIPS/MHz enables deterministic real-time control in energy-constrained systems. |
| Memory | 192 KB Flash (dual-bank, ECC, RWW), 20 KB SRAM, 6 KB EEPROM (ECC); supports robust firmware storage and data logging with error correction. |
| Power Consumption | 0.29 µA Standby (3 wakeup pins), 0.86 µA Stop + RTC + 20 KB RAM retention; extends 10-year battery life in IoT endpoint nodes. |
| Analog Peripherals | 12-bit ADC (1.14 Msps, 16 channels, down to 1.65 V), 2x ultra-low-power comparators (window mode, wake-up capable); enables precision sensor interfacing without external signal conditioning. |
| Crypto Engine | AES-128 hardware accelerator with DMA support; offloads encryption/decryption to reduce CPU load and power during secure communication. |
| I/O Capability | Up to 40 fast I/Os (31 5V tolerant); simplifies interface to legacy peripherals and mixed-voltage subsystems without level shifters. |
| Timers | 11 timers including 2x 16-bit advanced (4-channel), 1x ultra-low-power LPTIM, RTC, and 2x watchdogs; supports precise timing, PWM generation, and fail-safe monitoring. |
Pinout & Package
LQFP48 package (7 × 7 mm, 0.5 mm pitch), RoHS-compliant and ECOPACK2 certified. Pinout validated per STMicroelectronics DS10888 Rev 6, Figure 3 and Table 14.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Core & I/O supply | 1.65–3.6 V main power input; decoupling required per layout guidelines to maintain low-noise operation in analog-sensitive modes. |
| VSS | Ground reference | Dedicated digital ground pin; must be connected to PCB ground plane with low-inductance path for EMI suppression. |
| NRST | Active-low reset | Asynchronous reset input; internal pull-up ensures reliable startup; compatible with open-drain external reset supervisors. |
| PA0–PA15 | General-purpose I/O | 31 total 5V-tolerant GPIOs; support multiple alternate functions (USART, SPI, I2C, ADC, timers) with configurable pull-up/down and drive strength. |
| PC13–PC15 | RTC & oscillator | PC14/PC15 host 32.768 kHz crystal for RTC; PC13 is dedicated RTC output/backup register access; critical for timekeeping accuracy and tamper detection. |
| BOOT0 | Boot mode select | High at reset enables system memory bootloader (USART/I2C/SPI); used for field firmware recovery without debugger. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power BOR | 5 selectable brownout thresholds (1.62–2.5 V) enable precise supply monitoring across battery discharge curves without external components. |
| Hardware AES-128 | Full-duplex encryption engine with DMA handshake; achieves >10 Mbps throughput while consuming <10 µA extra in active mode. |
| ADC with hardware oversampling | 12-bit resolution at 10 ksps with 4× hardware oversampling yields 14-bit effective resolution for high-accuracy sensor digitization. |
| Multi-speed internal RC oscillators | MSI (65 kHz–4.2 MHz), LSI (37 kHz), HSI16 (16 MHz ±1%); eliminates need for external crystals in cost-sensitive designs while maintaining timing flexibility. |
| Serial wire debug (SW-DP) | 2-pin debug interface with full SWD protocol support; enables non-intrusive real-time tracing and low-pin-count development without JTAG overhead. |
Applications
| Smart Utility Metering | Wireless Sensor Node |
|---|---|
Use Scenario: Battery-powered gas/water meter with hourly pressure/temperature readings and LoRaWAN transmission every 12 hours. IC Role / Device Role / Timing Role: Main controller managing sensor acquisition, AES-encrypted payload generation, RTC-scheduled radio wake-up, and ultra-low-power sleep scheduling. Use Value: 0.29 µA standby current enables >15-year battery life; integrated AES prevents firmware cloning; 31 5V-tolerant I/Os interface directly to legacy analog transducers. |
Use Scenario: Industrial vibration monitor mounted on rotating equipment, sampling accelerometer data at 1 kHz and transmitting alerts via BLE only on anomaly detection. IC Role / Device Role / Timing Role: Real-time edge processor executing FFT-based feature extraction, comparator-triggered wake-up, and adaptive duty-cycled BLE advertising. Use Value: 5 µs wakeup from Flash allows immediate response to mechanical shock events; 12-bit ADC with hardware oversampling delivers 14-bit effective resolution for spectral analysis. |
| Medical Wearable Patch | Asset Tracking Beacon |
Use Scenario: Disposable ECG patch recording 24-hour biopotential signals, storing compressed waveform in EEPROM, and uploading via NFC when near reader. IC Role / Device Role / Timing Role: Signal acquisition controller with ADC-driven DMA, on-chip FIR filtering, AES-secured data storage, and NFC-initiated wake-up from Standby mode. Use Value: 0.86 µA Stop+RTC+RAM retention preserves session context across NFC sessions; 6 KB EEPROM with ECC ensures 100k-cycle reliability for clinical-grade data logging. |
Use Scenario: GPS-denied indoor asset tag using UWB time-of-flight ranging and BLE beaconing, powered by coin cell with 3-year target lifetime. IC Role / Device Role / Timing Role: System-on-chip managing UWB pulse timing, BLE advertising intervals, temperature-compensated RTC, and low-power UART to UWB transceiver. Use Value: Ultra-low-power comparators detect motion-triggered wake-up; 32 kHz calibrated RTC maintains ±1 ppm drift over temperature for accurate time-stamping of location events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L071CBT6 | 128 KB Flash, 20 KB SRAM, no hardware AES; identical low-power modes and peripheral set. | Suitable for cost-sensitive designs where firmware security is handled externally or via software AES. | Select when AES acceleration is unnecessary and Flash budget ≤128 KB suffices for application code + OTA image. |
| STM32L431CBT6 | Cortex-M4F core, 256 KB Flash, 64 KB SRAM, FPU, but higher active current (81 µA/MHz vs 93 µA/MHz). | Better suited for floating-point math (e.g., motor control), but requires larger battery or more frequent charging. | Choose when algorithmic complexity demands FPU or higher clock stability, accepting trade-off in standby current (0.36 µA vs 0.29 µA). |
Compared with STM32L071CBT6, the L081 offers 64 KB additional Flash and AES for secure boot; versus STM32L431CBT6, it trades computational headroom for superior sub-µA standby efficiency and smaller footprint-critical for disposable or sealed battery applications.
Availability
STM32L081CBT6 is available at Aetrix Electronics and suitable for smart utility metering, wireless sensor nodes, medical wearable patches, and asset tracking beacons requiring stable component supply and long-term lifecycle assurance.
Supply support for STM32L081CBT6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and analog products for industrial, automotive, and consumer markets.
The STM32L0 series targets ultra-low-power embedded applications demanding multi-year battery life, secure firmware execution, and rich analog integration-optimized for IoT edge nodes, portable medical devices, and energy-harvesting systems.
FAQ
What is the maximum operating frequency and core type of the STM32L081CBT6?
The STM32L081CBT6 uses an Arm Cortex-M0+ core rated for up to 32 MHz operation. It delivers 0.95 DMIPS per MHz and includes a Memory Protection Unit (MPU) for enhanced system reliability. Frequency scaling is supported via dynamic voltage scaling, allowing the core to run at lower voltages when reduced performance is acceptable-key for extending battery life in intermittent-use applications.
Does the STM32L081CBT6 support hardware AES encryption, and how is it implemented?
Yes, the STM32L081CBT6 integrates a dedicated hardware AES-128 engine compliant with FIPS-197. It supports ECB, CBC, CTR, and GCM modes with DMA co-processing, enabling encrypted data transfers without CPU intervention. The engine operates independently in all low-power modes except Standby, and keys can be stored in protected memory or derived from unique 96-bit device ID for secure key binding.
How many I/O pins are 5V tolerant, and what is their voltage rating?
31 of the 40 general-purpose I/Os on the STM32L081CBT6 are 5V tolerant, meaning they safely accept input voltages up to 5.5 V regardless of VDD level (1.65–3.6 V). This eliminates external level-shifting circuitry when interfacing with legacy 5V peripherals such as RS-232 transceivers, industrial sensors, or discrete logic-reducing BOM cost and PCB area in mixed-voltage systems.
What RTC accuracy can be achieved, and is calibration supported?
The integrated RTC uses a dedicated 32.768 kHz LSE oscillator with hardware calibration capability, achieving ±1 ppm accuracy over –40 to +85 °C when paired with a temperature-compensated crystal. Calibration values are stored in backup registers and can be adjusted in firmware via the RTC_CALR register; the device also supports automatic calibration against the HSE clock for improved long-term stability without external components.
STM32L081CBT6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 48-LQFP
- Series:
- STM32L0
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 32MHz
- Connectivity:
- I2C, IrDA, LINbus, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 40
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 6K x 8
- RAM Size:
- 20K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.65V ~ 3.6V
- Data Converters:
- A/D 13x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32L081CBT6 FAQ
1.How can I place an order for STM32L081CBT6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32L081CBT6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32L081CBT6 reliable?
The price and inventory of STM32L081CBT6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32L081CBT6 is usually 5 days.
3.What payment methods are accepted for STM32L081CBT6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32L081CBT6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32L081CBT6?
STM32L081CBT6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32L081CBT6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32L081CBT6?
For technical support, including STM32L081CBT6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32L081CBT6 requirements.
6.How does Aetrix verify that STM32L081CBT6 is sourced from the original manufacturer or authorized distributors?
All STM32L081CBT6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32L081CBT6 meets industry standards.
7.What is the process for return or replacement of STM32L081CBT6?
All STM32L081CBT6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32L081CBT6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32L081CBT6 part is unused and in its original packaging.
Return procedure for STM32L081CBT6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32L081CBT6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

