STMicroelectronics STM32L082CZY3TR
- Part No.:
- STM32L082CZY3TR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 49-UFBGA, WLCSP
- Datasheet:
-
STM32L082CZY3TR.pdf
- Description:
- IC MCU 32BIT 192KB FLASH 49WLCSP
- Quantity:
- Payment:

- Shipping:

Inventory:3,964
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32L082CZY3TR from STMicroelectronics is an ultra-low-power 32-bit Arm® Cortex®-M0+ microcontroller featuring 192 KB Flash with ECC, 20 KB SRAM, 6 KB EEPROM, USB 2.0 crystal-less interface, and dual 12-bit DACs - deployed in battery-powered IoT sensor nodes requiring long-term operation at -40 to 125 °C.
For engineers reviewing the STM32L082CZY3TR datasheet, STM32L082CZY3TR pinout, STM32L082CZY3TR application, or STM32L082CZY3TR equivalent, key selection criteria include standby current (0.29 µA), 12-bit ADC performance (1.14 Msps), USB crystal-less timing tolerance, DAC output buffer voltage range (down to 1.8 V), and WLCSP36 package thermal profile for space-constrained designs.
Technical Context
This MCU implements a dual-bank Flash architecture enabling read-while-write operation, paired with an integrated hardware AES-128 engine and true RNG for secure firmware updates. Its clock system integrates factory-trimmed 16 MHz HSI RC (+/-1%), self-calibrating 48 MHz HSI48 for USB, and 32 kHz LSE with RTC calibration - supporting precise timekeeping without external crystals.
The low-power design includes five operational modes (Run, Sleep, Low-power Run, Stop, Standby), with dedicated wakeup sources: 3 pins in Standby, 16 lines in Stop, and RTC + 20 KB RAM retention at 0.86 µA. Analog subsystem comprises two ultra-low-power comparators (1.65 V min supply), 12-bit ADC with 13 channels, and capacitive sensing up to 19 channels.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M0+, 32 MHz max, 0.95 DMIPS/MHz - enables real-time control with deterministic interrupt latency |
| Flash / EEPROM | 192 KB Flash with ECC + 6 KB EEPROM with ECC - supports robust firmware storage and parameter retention across 100k write cycles |
| RAM | 20 KB SRAM - sufficient for RTOS stacks, sensor fusion buffers, and USB descriptor tables |
| Low-power Standby | 0.29 µA with 3 wakeup pins - extends coin-cell battery life beyond 10 years in periodic-sensing applications |
| ADC | 12-bit, 1.14 Msps, 13-channel - captures fast transients (e.g., vibration, acoustic events) with <±2 LSB INL |
| DAC | 2× 12-bit with output buffers, 1.8–3.6 V operation - drives analog actuators or reference voltages without external op-amps |
| USB | Crystal-less full-speed (12 Mbps), battery charging detection - eliminates XTAL cost and PCB area while supporting USB-C power negotiation |
| Security | AES-128 hardware accelerator + 96-bit unique ID + firewall protection - enables secure boot and OTA update authentication |
Pinout & Package
STM32L082CZY3TR uses a 36-ball WLCSP (2.61 × 2.88 mm, 0.4 mm pitch) with 32 I/Os - 34 of which are 5V-tolerant. The package supports solder reflow per JEDEC J-STD-020 and offers thermal resistance θJA = 170 °C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Core & I/O supply | 1.65–3.6 V input; powers digital logic, analog peripherals, and I/O drivers |
| VSS | Ground reference | Primary return path for all internal circuits and I/Os; requires low-impedance PCB connection |
| PA0 | GPIO / ADC1_IN0 / TSC_G1_IO1 | Multi-function pin usable as analog input (ADC), touch sense channel, or general-purpose I/O |
| PA1 | GPIO / ADC1_IN1 / TSC_G1_IO2 | Second capacitive sensing channel with shared ADC input - enables linear slider implementation |
| PA2 | GPIO / USART2_TX / DAC1_OUT | Direct DAC1 output; avoids external DAC IC in analog signal generation or calibration reference paths |
| PA3 | GPIO / USART2_RX / DAC2_OUT | DAC2 output with independent buffer - supports dual analog outputs (e.g., differential sensor biasing) |
| PA4 | GPIO / SPI1_NSS / DAC1_OUT | Alternate DAC1 output path - provides redundancy or routing flexibility in dense layouts |
| PA5 | GPIO / SPI1_SCK / TIM2_CH1 | High-speed SPI clock source or timer capture input - critical for synchronized sensor data acquisition |
| PA6 | GPIO / SPI1_MISO / TIM3_CH1 | SPI data-in or timer channel - used for feedback loop sampling in closed-loop control |
| PA7 | GPIO / SPI1_MOSI / TIM3_CH2 | SPI data-out or complementary timer output - enables PWM-driven actuator control |
| PA8 | GPIO / MCO / USB_DM | USB D− line; requires controlled impedance (90 Ω diff) and ESD protection per USB spec |
| PA9 | GPIO / USART1_TX / USB_DP | USB D+ line; paired with PA8 for full-speed USB signaling without external PHY |
| PA10 | GPIO / USART1_RX / USB_ID | USB ID detection pin - identifies device role (host/peripheral) in OTG-capable designs |
| PA13 | SWDIO | Serial Wire Debug I/O - enables non-intrusive firmware debugging and programming via standard SWD interface |
| PA14 | SWCLK | Serial Wire Debug clock - synchronizes debug communication; requires stable 1–10 MHz clock |
| PA15 | GPIO / JTDI / SPI1_NSS | SPI slave select or JTAG test input - used for daisy-chained peripheral control or boundary scan |
| PB0 | GPIO / ADC1_IN8 / TIM3_CH3 | ADC channel 8 or timer channel 3 - supports multi-channel analog monitoring with timer-triggered sampling |
| PB1 | GPIO / ADC1_IN9 / TIM3_CH4 | ADC channel 9 or timer channel 4 - extends simultaneous analog capture capability |
| PB2 | GPIO / BOOT1 | Boot configuration pin - determines startup mode (system memory vs. Flash); pulled low by default |
| PB10 | GPIO / I2C2_SCL / USART3_TX | I2C clock line or UART transmit - supports sensor bus communication or secondary debug interface |
| PB11 | GPIO / I2C2_SDA / USART3_RX | I2C data line or UART receive - completes I2C bus or enables dual-UART logging |
| PB12 | GPIO / USB_VBUS / SPI2_NSS | USB VBUS detection - monitors host power presence for battery charging state management |
| PB13 | GPIO / SPI2_SCK / I2C2_SMBA | SPI clock or I2C SMBus alert - enables secondary SPI peripheral or SMBus-compatible sensors |
| PB14 | GPIO / SPI2_MISO / I2C2_SCL | SPI data-in or I2C clock - allows dual-interface sharing on same pins with software configuration |
| PB15 | GPIO / SPI2_MOSI / I2C2_SDA | SPI data-out or I2C data - completes secondary serial interface with minimal pin count |
| PC13 | GPIO / RTC_OUT / LSE_CLK | RTC output or 32 kHz crystal oscillator - drives real-time clock or external timing circuitry |
| PC14 | LSE_OSC_IN | Low-speed external crystal input - connects to 32.768 kHz tuning fork crystal for accurate RTC operation |
| PC15 | LSE_OSC_OUT | Low-speed external crystal output - completes LSE oscillator circuit; requires load capacitance matching |
| PH0 | OSC_IN | High-speed crystal input - accepts 1–25 MHz external crystal for main system clock generation |
| PH1 | OSC_OUT | High-speed crystal output - completes HSE oscillator; requires proper PCB layout for stability |
| NRST | Reset input | Active-low reset pin; internal pull-up ensures reliable startup after power-on or brownout |
| VREF+ | Analog reference | External reference input for ADC/DAC - improves precision when internal VREFINT is insufficient |
| VDDA | Analog supply | Dedicated 1.65–3.6 V analog rail - decoupled separately to minimize noise coupling into ADC/DAC |
| VSSA | Analog ground | Isolated analog return - routed separately from digital ground to preserve ADC SNR |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power standby | 0.29 µA with 3 wakeup pins - enables >10-year battery life in wireless sensor endpoints |
| Crystal-less USB | Self-calibrating 48 MHz HSI48 RC - eliminates 12 MHz crystal, saving BOM cost and PCB area |
| Hardware AES-128 | Dedicated encryption engine with DMA support - offloads CPU during secure OTA updates |
| Capacitive touch controller | 19-channel TSC with built-in charge transfer - enables touchkey/slider/rotary interfaces without external IC |
| Dual buffered DACs | Two independent 12-bit DACs with rail-to-rail output buffers - generates analog control signals directly from MCU |
| True random number generator | Entropy source compliant with NIST SP800-90B - satisfies cryptographic key generation requirements |
Applications
| Smart Utility Metering | Wearable Health Monitor |
|---|---|
Use Scenario: Battery-powered gas/water meter with hourly pressure/temperature readings and LoRaWAN transmission. IC Role / Device Role / Timing Role: Main controller managing sensor acquisition, AES-encrypted data packaging, USB-based field firmware updates, and RTC-scheduled wakeups. Use Value: 0.29 µA standby current extends CR2032 battery life beyond 12 years; crystal-less USB simplifies certification and reduces bill-of-materials. | Use Scenario: Skin-contact ECG patch capturing heartbeat waveforms continuously for 72 hours per charge. IC Role / Device Role / Timing Role: Signal processor running real-time QRS detection algorithm, driving DAC-based electrode biasing, and buffering data to flash before BLE transmission. Use Value: Dual 12-bit DACs generate precise electrode bias voltages; 12-bit ADC achieves 70 dB SNR at 1 ksps for clinical-grade waveform fidelity. |
| Industrial Predictive Maintenance Sensor | Asset Tracking Beacon |
Use Scenario: Vibration and temperature sensor node mounted on rotating machinery, transmitting FFT features every 5 minutes via NB-IoT. IC Role / Device Role / Timing Role: Edge AI inference accelerator using CMSIS-NN, managing accelerometer data streaming, and controlling ultra-low-power stop mode transitions. Use Value: 0.86 µA Stop mode + RTC + 20 KB RAM retention preserves context across sleep intervals; hardware AES secures telemetry payloads. | Use Scenario: GPS-denied indoor asset tracker using BLE beaconing and RSSI-based proximity detection in warehouses. IC Role / Device Role / Timing Role: BLE controller interfacing with u-blox module, managing capacitive touch wake gesture, and maintaining real-time location history in EEPROM. Use Value: 19-channel TSC enables low-power wake-on-touch; 6 KB EEPROM stores 30 days of location logs with ECC protection against bit flips. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power ARM Cortex-M0+ microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L072CZT6 | 192 KB Flash, 20 KB RAM, no USB, 32-pin LQFP package | Lacks crystal-less USB and DACs; suited for cost-sensitive, non-USB sensor nodes | Select when USB connectivity and analog output are unnecessary and larger LQFP footprint is acceptable |
| STM32L432KCU6 | Cortex-M4F core, 256 KB Flash, 64 KB RAM, USB, no EEPROM, 32-pin UFQFPN | Higher performance (100 MHz), FPU, no EEPROM; targets complex signal processing with USB HID | Choose when floating-point math, larger RAM, or higher throughput outweighs EEPROM retention and ultra-low standby needs |
Compared with STM32L072CZT6 and STM32L432KCU6, the STM32L082CZY3TR uniquely balances sub-µA standby, integrated USB, dual DACs, and EEPROM - making it optimal for compact, battery-powered devices requiring secure, analog-rich, and USB-configurable operation.
Availability
STM32L082CZY3TR is available at Aetrix Electronics and suitable for smart utility metering, wearable health monitors, industrial predictive maintenance sensors, and asset tracking beacons requiring stable component supply across extended product lifecycles.
Supply support for STM32L082CZY3TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, designing and manufacturing microcontrollers, power management ICs, sensors, and analog components for industrial, automotive, and consumer markets.
The STM32L0 series targets ultra-low-power embedded applications - optimized for battery-operated devices demanding multi-year runtime, secure firmware, and rich analog integration without sacrificing code density or debug accessibility.
FAQ
What is the maximum operating frequency and core type of the STM32L082CZY3TR?
The STM32L082CZY3TR features an Arm Cortex-M0+ core rated for up to 32 MHz operation, delivering 0.95 DMIPS per MHz. It supports dynamic voltage scaling to maintain performance across 1.65–3.6 V supply ranges and includes a Memory Protection Unit (MPU) for task isolation in RTOS environments.
Does the STM32L082CZY3TR support crystal-less USB operation?
Yes - it integrates a self-calibrating 48 MHz HSI48 RC oscillator specifically for USB full-speed (12 Mbps) operation, eliminating the need for an external 12 MHz crystal. This feature is validated per USB-IF compliance tests and supports battery charging detection per USB BC 1.2.
How much EEPROM is available, and what endurance does it offer?
The device includes 6 KB of data EEPROM with built-in ECC, rated for 100,000 write/erase cycles and data retention exceeding 20 years at 85 °C. It supports byte, half-word, and word programming, with sector protection to prevent accidental overwrites of critical calibration or security parameters.
What are the key low-power modes and their typical current consumption?
It offers five low-power modes: Standby (0.29 µA, 3 wakeup pins), Stop (0.43 µA, 16 wakeup lines), Stop + RTC + 20 KB RAM retention (0.86 µA), Low-power Run (160 µA at 32 kHz), and Sleep (62 µA at 32 MHz). All modes retain register content and support fast wakeup (<5 µs from Flash).
STM32L082CZY3TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 49-UFBGA, WLCSP
- Series:
- STM32L0
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 32MHz
- Connectivity:
- I2C, IrDA, LINbus, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 40
- Program Memory Size:
- 192KB (192K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 6K x 8
- RAM Size:
- 20K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.65V ~ 3.6V
- Data Converters:
- A/D 13x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32L082CZY3TR FAQ
1.How can I place an order for STM32L082CZY3TR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32L082CZY3TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32L082CZY3TR reliable?
The price and inventory of STM32L082CZY3TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32L082CZY3TR is usually 5 days.
3.What payment methods are accepted for STM32L082CZY3TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32L082CZY3TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32L082CZY3TR?
STM32L082CZY3TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32L082CZY3TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32L082CZY3TR?
For technical support, including STM32L082CZY3TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32L082CZY3TR requirements.
6.How does Aetrix verify that STM32L082CZY3TR is sourced from the original manufacturer or authorized distributors?
All STM32L082CZY3TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32L082CZY3TR meets industry standards.
7.What is the process for return or replacement of STM32L082CZY3TR?
All STM32L082CZY3TR units undergo pre-shipment inspection (PSI). If there is an issue with STM32L082CZY3TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32L082CZY3TR part is unused and in its original packaging.
Return procedure for STM32L082CZY3TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32L082CZY3TR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

