STMicroelectronics STM32L422KBT6
- Part No.:
- STM32L422KBT6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 32-LQFP
- Datasheet:
-
STM32L422KBT6.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 32LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:6,423
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32L422KBT6 from STMicroelectronics is an ultra-low-power Arm® Cortex®-M4 32-bit MCU with FPU, 128KB flash, 40KB SRAM, and integrated analog peripherals including dual 12-bit ADCs (5 Msps), one operational amplifier with PGA, and one ultra-low-power comparator. It operates from 1.71–3.6 V across –40 °C to 125 °C and delivers 100 DMIPS at 80 MHz, targeting battery-powered IoT sensors and portable medical devices.
For engineers reviewing the STM32L422KBT6 datasheet, STM32L422KBT6 pinout, STM32L422KBT6 application, or STM32L422KBT6 equivalent, key selection criteria include its 245 nA Standby-with-RTC current, USB 2.0 full-speed crystal-less capability, AES-128/256 hardware acceleration, and LQFP32 package compatibility with space-constrained embedded designs.
Technical Context
The STM32L422KBT6 integrates an Adaptive Real-time Accelerator (ART™) enabling zero-wait-state execution from flash at 80 MHz, alongside a memory protection unit (MPU) and FlexPowerControl architecture for dynamic voltage scaling across seven low-power modes. Its interconnect matrix decouples bus arbitration between CPU, DMA, and peripherals to sustain real-time determinism.
It features a dedicated low-power subsystem including two 16-bit LPTIM timers available in Stop mode, LPUART with Stop 2 wake-up, and a hardware-calibrated 32 kHz LSE oscillator (±20 ppm) for RTC calendar accuracy-enabling sub-second timekeeping without external components.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M4 with FPU and DSP instructions, 100 DMIPS @ 80 MHz - enables real-time signal processing in sensor fusion and motor control. |
| Memory | 128 KB single-bank Flash (with readout protection) + 40 KB SRAM (8 KB with parity) - supports secure firmware storage and error-resilient data buffering. |
| Low-Power Performance | 245 nA Standby with RTC active - extends battery life to years in always-on monitoring applications. |
| Analog Peripherals | Dual 12-bit ADCs (5 Msps, 16-bit oversampling), 1 OPAMP with PGA, 1 ultra-low-power comparator - enables high-precision sensor front-end without external signal conditioning. |
| Communication | USB 2.0 FS crystal-less, 3× I²C (FM+), 3× USART, 1× LPUART, 2× SPI, Quad-SPI - supports direct USB connectivity and multi-sensor interface in compact nodes. |
| Security & RNG | AES-128/256 hardware accelerator + true random number generator - meets basic cryptographic requirements for device authentication and key generation. |
| Package | LQFP32 (7 × 7 mm, 0.8 mm pitch) - surface-mount compatible with automated assembly and thermal management in industrial PCB layouts. |
Pinout & Package
LQFP32 package with 32-pin quad flat lead frame, 7 × 7 mm body, 0.8 mm pitch, and exposed thermal pad (EP). RoHS-compliant and ECOPACK2 certified.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Main power supply (1.71–3.6 V) | Supplies core logic and most peripherals; requires local 100 nF decoupling per VDD pin. |
| VSS | Ground reference | Common return path; multiple pins ensure low-impedance grounding for noise-sensitive analog operation. |
| PA0 | GPIO / ADC1_IN0 / LPTIM1_IN1 | Multi-function pin supporting touch sensing input, analog measurement, or low-power timer trigger. |
| PA1 | GPIO / ADC1_IN1 / TIM2_CH2 | Enables simultaneous analog acquisition and PWM-controlled actuation in closed-loop systems. |
| PA2 | GPIO / USART2_TX / ADC1_IN2 | Combines serial communication output with analog input for diagnostic telemetry and sensor feedback. |
| PA3 | GPIO / USART2_RX / ADC1_IN3 | Supports full-duplex UART with analog monitoring on same pin group for compact debug interfaces. |
| PA4 | GPIO / SPI1_NSS / DAC1_OUT1 | Provides digital-to-analog conversion for calibration signals or analog stimulus generation. |
| PA5 | GPIO / SPI1_SCK / TIM2_CH1 | Enables synchronous peripheral interfacing or precise timing output for external clock synchronization. |
| PA6 | GPIO / SPI1_MISO / TIM3_CH1 / ADC1_IN6 | Tri-functional pin for SPI slave data, PWM capture, and analog input - ideal for mixed-signal edge-node design. |
| PA7 | GPIO / SPI1_MOSI / TIM3_CH2 / ADC1_IN7 | Supports full SPI master operation while retaining analog input capability for self-test or ambient sensing. |
| PA8 | GPIO / MCO / RCC_MCO_1 | Outputs internal clock sources (e.g., HSI16, MSI, PLL) for system-level timing validation or external IC synchronization. |
| PA9 | GPIO / USART1_TX / TIM1_CH2 | Enables high-speed UART transmission or advanced motor-control PWM output with complementary dead-time insertion. |
| PA10 | GPIO / USART1_RX / TIM1_CH3 | Receives host commands while supporting synchronized PWM channel for bidirectional motor control. |
| PA11 | GPIO / USB_DM | Differential USB data line - enables crystal-less full-speed USB with built-in transceiver and BCD support. |
| PA12 | GPIO / USB_DP | Differential USB data line - paired with PA11 for plug-and-play firmware updates and HID-class device enumeration. |
| PA13 | SWDIO / JTMS | Serial Wire Debug I/O - primary debug interface for programming and real-time trace without JTAG overhead. |
| PA14 | SWCLK / JTCK | Serial Wire Clock - provides clocking for SWD debugging; shares pin with JTAG TCK for legacy tool compatibility. |
| PA15 | GPIO / JTDI / SPI1_NSS | Configurable as SPI slave select or JTAG input; supports daisy-chained peripheral control or boundary scan testing. |
| PB0 | GPIO / ADC1_IN8 / TIM1_CH2N | Complementary PWM output for half-bridge drive or analog input for auxiliary sensor monitoring. |
| PB1 | GPIO / ADC1_IN9 / TIM1_CH3N | Second complementary PWM channel or analog input - enables three-phase motor control or dual-sensor sampling. |
| PB2 | GPIO / BOOT1 | Boot configuration pin - selects system memory or user flash boot mode during reset assertion. |
| PB10 | GPIO / I2C2_SCL / USART3_TX | Shared I²C clock and UART transmit - allows flexible peripheral mapping in resource-constrained layouts. |
| PB11 | GPIO / I2C2_SDA / USART3_RX | Shared I²C data and UART receive - reduces pin count for multi-protocol sensor hubs. |
| PB12 | GPIO / I2C2_SMBA / USB_D+ (if configured) | Optional SMBus alert or USB D+ remapping - supports alternate USB PHY configurations. |
| PB13 | GPIO / I2C2_SCL / LPUART1_TX | Enables low-power UART transmission while retaining I²C clock capability for hybrid communication stacks. |
| PB14 | GPIO / I2C2_SDA / LPUART1_RX | Enables low-power UART reception with I²C data sharing - critical for battery-operated wake-on-serial use cases. |
| PB15 | GPIO / I2C2_SMBA / LPUART1_DE | Drives RS-485 direction control or SMBus alert signaling - supports industrial fieldbus integration. |
| PC13 | GPIO / RTC_OUT / LSE_CLK | 32.768 kHz RTC oscillator output or alarm pulse - enables external timekeeping or wake-up event generation. |
| PC14 | LSE_OSC_IN | Low-speed external crystal input - connects to 32.768 kHz tuning fork crystal for ±20 ppm RTC accuracy. |
| PC15 | LSE_OSC_OUT | Low-speed external crystal output - completes LSE oscillator circuit for battery-backed real-time calendar. |
| NRST | Active-low reset input | Asynchronous reset pin with internal pull-up; accepts 100 ns minimum pulse width for reliable recovery. |
| VREF+ | Analog reference positive | Optional external reference input for ADC; default is internal 2.048 V VREFINT with ±1.5% tolerance. |
| VBAT | Battery backup supply | Connects to coin cell for RTC and 32×32-bit backup registers during main power loss (300 nA quiescent). |
| VDDA | Analog power supply | Independent 1.71–3.6 V supply for ADC, OPAMP, and comparators - isolates analog noise from digital switching. |
| VSSA | Analog ground | Dedicated analog return path - must be connected to system ground via low-inductance trace near VDDA. |
| BOOT0 | Boot mode selection | High at reset forces system memory boot; pulled low for user flash execution - used for factory recovery or bootloader entry. |
Key Features
| Feature | Design Value |
|---|---|
| FlexPowerControl architecture | Seven low-power modes (Shutdown, Standby, Stop 0/1/2, Sleep, Run) with sub-µA currents and <4 µs wakeup - enables energy harvesting and intermittent sensing. |
| ART Accelerator™ | Zero-wait-state execution from flash at 80 MHz - eliminates external RAM dependency for deterministic real-time code execution. |
| Capacitive Touch Sensing (TSC) | 12-channel controller supporting touchkey, linear, and rotary sensors - replaces mechanical buttons with robust, sealed human-machine interfaces. |
| Batch Acquisition Mode (BAM) | Allows CPU to remain in low-power state while peripherals autonomously acquire and process sensor data - reduces average system power by >50% in periodic monitoring. |
| USB Crystal-less Full-Speed | Integrated clock recovery system (CRS) synchronizes USB timing to internal HSI48 - eliminates 12 MHz crystal, saving BOM cost and board area. |
| Hardware Firewall | Memory access control unit enforcing privilege levels and region-based protection - prevents unauthorized code execution and data leakage in secure firmware updates. |
Applications
| Wearable Health Monitor | Smart Utility Meter |
|---|---|
Use Scenario: Continuous ECG/PPG signal acquisition with Bluetooth LE telemetry and multi-year battery life. IC Role / Device Role / Timing Role: Central MCU managing analog front-end, sensor fusion, encryption, and low-power wireless stack scheduling. Use Value: 245 nA Standby-with-RTC enables calendar-triggered wake-up; dual ADCs sample biopotentials at 5 Msps with hardware oversampling for noise reduction. | Use Scenario: Tamper-resistant electricity/water meter with pulse counting, LCD display, and secure firmware OTA updates. IC Role / Device Role / Timing Role: System controller handling metrology calculations, secure AES-encrypted data logging, and real-time billing timestamping. Use Value: Hardware AES engine encrypts consumption logs; RTC with HW calendar ensures accurate billing intervals; LPUART enables low-power HAN communication. |
| Industrial Wireless Sensor Node | Portable Medical Diagnostic Tool |
Use Scenario: Battery-powered vibration/temperature node transmitting predictive maintenance data over LoRaWAN or NB-IoT. IC Role / Device Role / Timing Role: Edge processor acquiring analog sensor data, performing FFT-based analysis, and managing radio sleep/wake cycles. Use Value: ART Accelerator enables real-time FFT in flash-resident code; 79 µA/MHz run mode minimizes energy per inference; LPTIM timers schedule radio bursts with microsecond precision. | Use Scenario: Handheld blood glucose or spirometry analyzer requiring FDA-grade accuracy, USB mass storage for report export, and clinical-grade calibration. IC Role / Device Role / Timing Role: Precision measurement controller interfacing electrochemical sensors, driving OLED display, and providing USB CDC/DFU interfaces. Use Value: 12-bit ADC with 16-bit oversampling achieves <1% total harmonic distortion; USB crystal-less simplifies regulatory compliance; VREFINT calibration ensures traceable measurement accuracy. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power Cortex-M4 MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L432KBU6 | Same LQFP32 package but adds USB DFU bootloader pre-programmed; 256 KB flash, 64 KB SRAM, no Quad-SPI. | Better suited for USB-reprogrammable field-deployed devices requiring larger firmware headroom. | Select when USB-based firmware updates are mandatory and flash expansion is needed without changing layout. |
| STM32L552RET6 | ARMv8-M TrustZone security, 512 KB flash, 256 KB SRAM, 110 µA/MHz run, 1.5 µA Standby - higher performance and security at increased cost and power. | Required for PSA Level 1–3 certified applications (e.g., payment terminals, secure gateways). | Select only when hardware-enforced isolation and cryptographic key protection are mandated by system security policy. |
Compared with STM32L432KBU6, the STM32L422KBT6 offers lower static power and smaller flash footprint for cost-sensitive, battery-limited designs; versus STM32L552RET6, it trades TrustZone and larger memory for proven ultra-low-power efficiency in non-security-critical edge nodes.
Availability
STM32L422KBT6 is available at Aetrix Electronics and suitable for wearable health monitors, smart utility meters, industrial wireless sensor nodes, and portable medical diagnostic tools requiring stable component supply across extended product lifecycles.
Supply support for STM32L422KBT6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive semiconductors since 1987.
The STM32L4 series targets ultra-low-power embedded applications demanding high performance-per-milliwatt, with the L422 variant optimized for cost-sensitive, space-constrained battery-operated devices requiring rich analog integration and USB connectivity.
FAQ
What is the maximum operating frequency and corresponding power consumption in Run mode?
The STM32L422KBT6 runs at up to 80 MHz using the HSI16 or PLL clock source. In LDO mode with ART Accelerator enabled and code executing from flash, typical current consumption is 79 µA/MHz - resulting in approximately 6.3 mA at 80 MHz. This value assumes VDD = 3.3 V, TA = 25 °C, and all peripherals disabled except core and flash.
Does the STM32L422KBT6 support hardware encryption for secure firmware updates?
Yes, it integrates a dedicated AES-128/256 hardware accelerator with DMA support, enabling real-time encryption/decryption of firmware images without CPU overhead. It also includes a true random number generator (RNG) for key derivation and a 96-bit unique ID for device binding - meeting baseline requirements for secure OTA updates in Class B medical and industrial applications.
Can the internal opamp be used to drive external loads such as piezoelectric sensors?
The integrated opamp supports rail-to-rail output and programmable gain (1x–40x via internal PGA), with typical output current of ±20 mA. It is specified for capacitive loads up to 100 pF and can directly condition signals from piezoelectric elements when configured in transimpedance or charge-amplifier topology - verified in ST Application Note AN4917.
Is the LQFP32 package of STM32L422KBT6 pin-compatible with other STM32L4xx variants?
No - the LQFP32 package is specific to the STM32L422xx and STM32L432xx subfamilies. While pin count matches, signal mapping differs significantly from L433/L443/L452/L462 derivatives due to distinct peripheral sets (e.g., absence of SDMMC, FMC, or additional ADCs). Layout reuse requires verification against each device's pin definition table (DS12470 Table 14).
STM32L422KBT6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 32-LQFP
- Series:
- STM32L4
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit Single-Core
- Speed:
- 80MHz
- Connectivity:
- I2C, Infrared, IrDA, LINbus, Quad SPI, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, PWM, WDT
- Number of I/O:
- 26
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 40K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 10x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32L422KBT6 FAQ
1.How can I place an order for STM32L422KBT6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32L422KBT6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32L422KBT6 reliable?
The price and inventory of STM32L422KBT6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32L422KBT6 is usually 5 days.
3.What payment methods are accepted for STM32L422KBT6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32L422KBT6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32L422KBT6?
STM32L422KBT6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32L422KBT6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32L422KBT6?
For technical support, including STM32L422KBT6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32L422KBT6 requirements.
6.How does Aetrix verify that STM32L422KBT6 is sourced from the original manufacturer or authorized distributors?
All STM32L422KBT6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32L422KBT6 meets industry standards.
7.What is the process for return or replacement of STM32L422KBT6?
All STM32L422KBT6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32L422KBT6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32L422KBT6 part is unused and in its original packaging.
Return procedure for STM32L422KBT6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32L422KBT6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

