STMicroelectronics STM32L431RBT6
- Part No.:
- STM32L431RBT6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
STM32L431RBT6.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:991
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32L431RBT6 from STMicroelectronics is an ultra-low-power Arm® Cortex®-M4 32-bit MCU with FPU, operating up to 80 MHz (100 DMIPS), featuring 256 KB Flash, 64 KB SRAM, and integrated analog peripherals including 12-bit ADC (5 Msps), dual 12-bit DACs, op-amp with PGA, and two ultra-low-power comparators. It targets battery-powered IoT edge nodes, portable medical sensors, and smart metering systems requiring sub-µA standby operation and robust mixed-signal integration.
For engineers reviewing the STM32L431RBT6 datasheet, STM32L431RBT6 pinout, STM32L431RBT6 application, or STM32L431RBT6 equivalent, key selection criteria include verified 8 nA shutdown current, 4 µs wakeup from Stop mode, LQFP64 package compatibility, and support for CAN 2.0B, SAI audio interface, and capacitive touch sensing across 21 channels.
Technical Context
The STM32L431RBT6 implements an Adaptive Real-time Accelerator (ART™) enabling zero-wait-state execution from Flash at 80 MHz, paired with a Memory Protection Unit (MPU) and interconnect matrix for deterministic peripheral arbitration. Its power architecture includes five low-power modes-Shutdown (8 nA), Standby (28 nA), Stop 2 (1.0 µA), and Run (84 µA/MHz)-with BOR, VBAT backup for RTC and 32×32-bit registers, and hardware calendar support.
Clock flexibility is provided by dual PLLs (system/audio/ADC), four internal oscillators (HSI16, MSI, LSI, HSI48), and external options (4–48 MHz HSE, 32.768 kHz LSE), all auto-trimmed for ±0.25% accuracy. Analog subsystems operate on independent supplies, supporting simultaneous high-speed conversion (ADC @ 5 Msps) and low-noise signal conditioning (op-amp + PGA).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M4 with FPU, 80 MHz max, 100 DMIPS - enables real-time DSP and floating-point control loops without external coprocessor. |
| Memory | 256 KB Flash (single-bank, code readout protection), 64 KB SRAM (16 KB with parity) - supports secure firmware storage and error-resilient data buffering. |
| Power Consumption | 8 nA Shutdown mode (5 wakeup pins), 1.0 µA Stop 2 mode - extends coin-cell battery life to >10 years in intermittent-sensing applications. |
| Analog Peripherals | 1× 12-bit ADC (5 Msps, 16-bit oversampling), 2× 12-bit DACs, 1× op-amp with PGA, 2× comparators - enables closed-loop sensor signal chain from acquisition to actuation. |
| Communication | 1× SAI, 3× I²C (FM+), 4× USART, 1× LPUART, 3× SPI, 1× QuadSPI, CAN 2.0B, SDMMC - supports audio streaming, multi-sensor I²C buses, and industrial fieldbus connectivity. |
| Timers & RTC | 11 timers including advanced TIM1, 2× low-power LPTIMs (active in Stop), HW RTC with calendar/alarm/calibration - ensures precise timekeeping and motor/sensor timing under ultra-low power. |
| Package | LQFP64 (10 × 10 mm, 0.5 mm pitch) - standard footprint compatible with automated assembly and thermal management in space-constrained designs. |
Pinout & Package
LQFP64 package: 64-pin quad flat pack with exposed thermal pad, RoHS-compliant, ECOPACK2® certified, suitable for reflow soldering and industrial temperature range (–40 °C to +105 °C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Power supply / Ground | Dual 1.71–3.6 V supply rails with decoupling requirements per datasheet Section 6.3.6; supports flexible power domain partitioning. |
| PA0–PA15, PB0–PB15, PC0–PC15, PD0–PD2, PF0–PF1 | General-purpose I/O | Up to 51 GPIOs (most 5 V-tolerant); configurable as EXTI, AF, or analog inputs - enables direct sensor interfacing and legacy bus emulation. |
| NRST | Reset input | Active-low reset with internal pull-up; supports external reset button or supervisor IC assertion - critical for reliable cold-start and brown-out recovery. |
| BOOT0 | Boot mode select | High at power-up selects system memory bootloader; used for factory programming or firmware recovery via USART. |
| OSC_IN / OSC_OUT | HSE crystal oscillator interface | Supports 4–48 MHz external crystal; required for USB/SAI timing precision and clock redundancy in mission-critical timing paths. |
| VBAT | RTC backup supply | Accepts 1.65–3.6 V battery input; powers RTC and 32×32-bit backup registers during main supply loss - enables uninterrupted timekeeping and state retention. |
Key Features
| Feature | Design Value |
|---|---|
| FlexPowerControl architecture | Five distinct low-power modes with validated current specs (e.g., 8 nA Shutdown, 280 nA Standby+RTC) - enables granular energy budgeting per system state. |
| ART Accelerator™ | Zero-wait-state Flash execution at 80 MHz - eliminates cache misses in deterministic real-time control without SRAM code duplication. |
| Capacitive Touch Sensing (TSC) | 21-channel hardware-accelerated touch controller supporting touchkey, linear, and rotary sensors - reduces host CPU load and enables wake-on-touch in Stop mode. |
| True Random Number Generator (RNG) | NIST SP800-90B compliant entropy source - provides cryptographically secure keys for TLS handshakes and device attestation in edge security applications. |
| Embedded Trace Macrocell™ | Real-time instruction trace over SWD - enables non-intrusive debugging of timing-critical ISR behavior and power state transitions. |
Applications
| Wearable Health Monitor | Smart Utility Meter |
|---|---|
Use Scenario: Continuous ECG/PPG signal acquisition with Bluetooth LE telemetry and local anomaly detection. IC Role / Device Role / Timing Role: Central sensor hub managing ADC oversampling, op-amp gain staging, LPUART wake-on-event, and RTC-synchronized data logging. Use Value: 280 nA Standby+RTC preserves battery for >5 years; 5 Msps ADC resolves microvolt-level biopotentials; SAI interfaces directly to low-power audio codec. |
Use Scenario: Tamper-resistant electricity/water/gas meter with pulse counting, LCD display, and PLC or RF mesh backhaul. IC Role / Device Role / Timing Role: System controller executing metrology algorithms, driving segment LCD via LPUART, and managing CAN-based fieldbus communication. Use Value: CAN 2.0B enables interoperability with legacy AMI infrastructure; 16 KB SRAM with parity ensures integrity of billing counters; VBAT-backed RTC maintains billing timestamps during mains outage. |
| Industrial Predictive Maintenance Node | Wireless Sensor Network Edge Gateway |
Use Scenario: Vibration/temperature/acoustic monitoring on rotating machinery with local FFT analysis and event-triggered transmission. IC Role / Device Role / Timing Role: Real-time DSP engine using Cortex-M4 FPU for spectral analysis, coupled with LPTIM-driven sampling synchronization and SDMMC for burst data caching. Use Value: 100 DMIPS + FPU executes 1024-point FFT in <2 ms; 256 KB Flash stores multiple firmware variants; QuadSPI expands code space for OTA update staging. |
Use Scenario: Sub-GHz LoRaWAN or 2.4 GHz BLE gateway aggregating data from 50+ end-node sensors and forwarding via Ethernet or cellular. IC Role / Device Role / Timing Role: Protocol bridge handling concurrent I²C (sensor reads), SPI (radio control), SAI (audio alert), and USB (host interface) with DMA offload. Use Value: 14-channel DMA prevents CPU bottlenecks during multi-interface concurrency; 83 fast I/Os support custom expansion headers; LQFP64 footprint simplifies layout for RF isolation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L432KBU6 | Same core/peripherals but in WLCSP32 package (32-pin, 2.5 × 2.5 mm); 64 KB Flash only; no CAN or SAI; lacks TSC. | Better suited for ultra-compact wearables where CAN/SAI unused and PCB area < 100 mm² is critical. | Select when board space is constrained and CAN/SAI/TSC are unnecessary - trade feature count for miniaturization. |
| STM32L476RGT6 | Higher Flash (1 MB), larger SRAM (128 KB), added USB OTG FS, Chrom-ART accelerator, and TFT-LCD controller; same LQFP64 package. | Targets HMI-rich devices (e.g., portable diagnostic tools) needing local graphics rendering and USB device/host capability. | Choose when USB connectivity, larger code/data space, or embedded GUI acceleration are required - accepts higher active current (102 µA/MHz). |
Compared with STM32L431RBT6, the STM32L432KBU6 sacrifices CAN/SAI/TSC and Flash capacity for extreme miniaturization, while the STM32L476RGT6 adds USB, graphics, and memory headroom at the cost of higher active power - making the RBT6 the optimal balance for mid-complexity, battery-critical edge nodes.
Availability
STM32L431RBT6 is available at Aetrix Electronics and suitable for wearable health monitors, smart utility meters, industrial predictive maintenance nodes, and wireless sensor network edge gateways requiring stable component supply across extended product lifecycles.
Supply support for STM32L431RBT6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, MEMS, and automotive semiconductors since 1987.
The STM32L4 series targets ultra-low-power embedded applications demanding rich analog integration, cryptographic security, and long battery life - optimized for IoT endpoints, portable medical devices, and energy-harvesting systems.
FAQ
What is the maximum operating temperature for STM32L431RBT6?
The STM32L431RBT6 is qualified for industrial temperature range: –40 °C to +105 °C. This rating is validated per datasheet Section 6.3.1 and applies to all LQFP64 variants. Operation beyond +105 °C risks parametric drift in ADC/DAC linearity and increased leakage current in low-power modes.
Does STM32L431RBT6 support USB device functionality?
No, the STM32L431RBT6 does not integrate a USB transceiver or USB controller. Unlike the L476/L496 series, it lacks USB OTG FS peripheral. For USB connectivity, external PHY or bridge IC (e.g., CP2102N) must be used with USART or LPUART, adding latency and BOM cost.
How many wake-up pins are available in Shutdown mode?
The STM32L431RBT6 supports exactly five dedicated wake-up pins (PA0, PA1, PA2, PA3, PC13) in Shutdown mode, as confirmed in Section 3.9.4 of DS11453 Rev 3. These pins retain logic state monitoring while consuming only 8 nA total - enabling push-button, tamper-detection, or external interrupt wake-up without auxiliary circuitry.
Is the ART Accelerator™ enabled by default after reset?
Yes, the ART Accelerator™ is enabled by default after reset. The SYSCFG->MEMRMP register bit 8 (FB_MODE) is cleared at reset, activating Flash prefetch and instruction cache. Disabling it requires explicit write to SYSCFG->ICMR (instruction cache disable) and SYSCFG->FCR (prefetch disable), typically only for debug or power profiling.
STM32L431RBT6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 64-LQFP
- Series:
- STM32L4
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit Single-Core
- Speed:
- 80MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD, QSPI, SAI, SPI, SWPMI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, PWM, WDT
- Number of I/O:
- 52
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 16x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32L431RBT6 FAQ
1.How can I place an order for STM32L431RBT6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32L431RBT6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32L431RBT6 reliable?
The price and inventory of STM32L431RBT6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32L431RBT6 is usually 5 days.
3.What payment methods are accepted for STM32L431RBT6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32L431RBT6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32L431RBT6?
STM32L431RBT6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32L431RBT6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32L431RBT6?
For technical support, including STM32L431RBT6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32L431RBT6 requirements.
6.How does Aetrix verify that STM32L431RBT6 is sourced from the original manufacturer or authorized distributors?
All STM32L431RBT6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32L431RBT6 meets industry standards.
7.What is the process for return or replacement of STM32L431RBT6?
All STM32L431RBT6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32L431RBT6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32L431RBT6 part is unused and in its original packaging.
Return procedure for STM32L431RBT6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32L431RBT6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

