STMicroelectronics STM32L462VEI6
- Part No.:
- STM32L462VEI6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 100-UFBGA
- Datasheet:
-
STM32L462VEI6.pdf
- Description:
- IC MCU 32BIT 512KB FLSH 100UFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,118
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32L462VEI6 from STMicroelectronics is an ultra-low-power Arm® Cortex®-M4 32-bit MCU with FPU, operating up to 80 MHz (100 DMIPS), featuring 512 KB Flash, 160 KB SRAM, and integrated analog peripherals including 12-bit ADC (5 Msps), dual 12-bit DAC, op-amp with PGA, and AES-128/256 hardware accelerator. It supports USB 2.0 full-speed (crystal-less), SAI audio interface, CAN 2.0B, and LPUART for battery-powered sensor hubs and portable medical devices.
For engineers reviewing the STM32L462VEI6 datasheet, STM32L462VEI6 pinout, STM32L462VEI6 application, or STM32L462VEI6 equivalent, key selection criteria include its 375 nA Standby-with-RTC current, 4 µs Stop-mode wakeup, 2.05 µA Stop 2 mode, 145 nA VBAT mode, and UFBGA100 (7×7 mm) package compatibility with high-pin-count low-power system designs.
Technical Context
The STM32L462VEI6 integrates an Adaptive Real-time Accelerator (ART Accelerator™) enabling zero-wait-state execution from Flash at 80 MHz, alongside a memory protection unit (MPU) and interconnect matrix for deterministic peripheral arbitration. Its power architecture includes five low-power modes-Shutdown (22 nA), Standby (106 nA), Standby+RTC (375 nA), Stop 2 (2.05 µA), and Run (84 µA/MHz)-managed by a dedicated power control block with BOR and voltage scaling.
It features dual PLLs (system and audio), clock recovery system (CRS) for USB crystal-less operation, and independent analog supply domain supporting simultaneous 12-bit ADC (5 Msps, hardware oversampling to 16-bit) and dual DAC outputs with sample-and-hold. The device includes 83 fast I/Os (most 5 V-tolerant), 21 capacitive sensing channels, and true random number generator (TRNG) for secure boot.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M4 with FPU, 80 MHz max, 100 DMIPS, ART Accelerator for 0-wait-state Flash execution |
| Memory | 512 KB Flash (single-bank, code readout protection), 160 KB SRAM (32 KB with hardware parity) |
| Low-Power Performance | 375 nA Standby with RTC active; 2.05 µA Stop 2 mode; 4 µs wakeup from Stop |
| Analog Peripherals | 1× 12-bit ADC @ 5 Msps (200 µA/Msps), 2× 12-bit DAC, 1× op-amp with PGA, 2× ultra-low-power comparators |
| Digital Interfaces | USB 2.0 FS (crystal-less), SAI, 4× I²C FM+, 3× USART, 1× LPUART, 3× SPI + Quad-SPI, CAN 2.0B, SDMMC |
| Security & Crypto | AES-128/256 hardware accelerator, TRNG, 96-bit unique ID, CRC unit, firewall for memory protection |
| Package | UFBGA100 (7 × 7 mm, 0.5 mm pitch), ECOPACK2® compliant, 100-pin ball grid array |
Pinout & Package
STM32L462VEI6 is housed in a 100-ball Ultra-Fine Pitch Ball Grid Array (UFBGA100) package measuring 7 mm × 7 mm with 0.5 mm ball pitch, optimized for space-constrained ultra-low-power applications requiring high I/O count and thermal efficiency.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Main, analog, and I/O power supplies | Independent 1.71–3.6 V domains enable analog/digital isolation and flexible power sequencing |
| VSS, VSSA, VSSIO2 | Ground returns | Separate analog/digital ground pins minimize noise coupling into sensitive ADC/DAC paths |
| PA0–PA15, PB0–PB15, PC0–PC15, PD0–PD15, PE0–PE15, PF0–PF15, PG0–PG15 | General-purpose I/Os | Up to 83 fast I/Os; most are 5 V-tolerant, supporting mixed-voltage system interfacing |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; compatible with external reset supervisors and push-button circuits |
| BOOT0 | Boot mode selection | Configures boot source (system memory, Flash, or SRAM) on power-up or reset |
| OSC_IN / OSC_OUT | HSE crystal oscillator inputs | Supports 4–48 MHz external crystal for precise system timing and USB clock derivation |
| RTC_OUT / RTC_IN | RTC oscillator terminals | Connects 32.768 kHz LSE crystal for calendar, alarms, and tamper detection with calibration |
| VBAT | Battery backup supply | Supplies RTC and 32×32-bit backup registers during main power loss (145 nA retention current) |
Key Features
| Feature | Design Value |
|---|---|
| FlexPowerControl architecture | Enables 22 nA Shutdown and 375 nA Standby-with-RTC-critical for multi-year battery life in IoT endpoints |
| Batch Acquisition Mode (BAM) | Allows CPU to remain in low-power state while peripherals autonomously collect sensor data, reducing active time by >60% |
| ART Accelerator™ + MPU | Delivers deterministic real-time performance (0-wait-state Flash) and memory isolation for certified firmware partitions |
| Integrated analog subsystem | Single-chip solution for precision signal chain: ADC + DAC + op-amp + VREFBUF + COMP eliminates 4+ external components |
| Crypto acceleration | AES-128/256 engine processes encryption at >10 MB/s without CPU load-enabling secure OTA updates in constrained devices |
Applications
| Wearable Health Monitor | Smart Gas Sensor Node |
|---|---|
Use Scenario: Continuous ECG/PPG acquisition with Bluetooth LE telemetry in wrist-worn form factor. IC Role / Device Role / Timing Role: Main controller executing sensor fusion, real-time filtering, and encrypted BLE packet assembly; RTC maintains timestamped logs during sleep. Use Value: 375 nA Standby-with-RTC enables >2-year coin-cell operation; integrated op-amp and ADC eliminate discrete front-end, reducing BOM cost by $0.32. | Use Scenario: Battery-powered CO/NH₃ detector with electrochemical sensors and LoRaWAN backhaul. IC Role / Device Role / Timing Role: Analog signal conditioner (PGA + ADC), gas concentration calculator, and LoRa modem controller; LPUART wakes CPU on alarm event. Use Value: 2.05 µA Stop 2 mode extends 10-year battery life; built-in AES ensures sensor data integrity across untrusted networks. |
| Portable Medical Infusion Pump | Industrial Predictive Maintenance Edge Node |
Use Scenario: Closed-loop flow control with pressure/temperature feedback and USB configuration interface. IC Role / Device Role / Timing Role: Safety-critical motor controller (TIM1 advanced timer), analog monitoring hub, and USB device endpoint with crystal-less enumeration. Use Value: 4 µs Stop-mode wakeup meets <10 µs response requirement for occlusion detection; USB FS compliance avoids external PHY. | Use Scenario: Vibration/temperature monitoring on rotating machinery with local FFT analysis and cellular alerting. IC Role / Device Role / Timing Role: Data aggregator running CMSIS-DSP library on raw accelerometer samples; SAI interfaces with MEMS microphone array. Use Value: 100 DMIPS + 160 KB SRAM supports real-time spectral analysis; Quad-SPI boots firmware from external flash without external bus logic. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L476VGT6 | Higher Flash (1 MB) and SRAM (128 KB), adds TFT-LCD controller and Chrom-ART accelerator; no SAI or DFSDM | Better suited for HMI-centric applications (e.g., smart thermostats); lacks audio-specific peripherals needed for voice-enabled edge nodes | Select when display interface or larger code footprint dominates over audio/analog integration |
| STM32L552VET6 | ARMv8-M TrustZone®, 256 KB Flash, 256 KB SRAM, 110 nA Shutdown, but no SAI or CAN; higher cost and larger UFBGA100 footprint | Targeted at security-certified industrial gateways; lacks analog richness and audio support required for sensor/audio fusion | Choose only when hardware-enforced secure enclave and PSA Level 2 certification are mandatory |
Compared with STM32L476VGT6 and STM32L552VET6, the STM32L462VEI6 uniquely balances ultra-low-power analog integration (ADC+DAC+op-amp+SAI) with cryptographic acceleration and USB crystal-less operation-making it optimal for compact, battery-powered audio-sensing and medical diagnostic endpoints where component count and energy per inference matter most.
Availability
STM32L462VEI6 is available at Aetrix Electronics and suitable for wearable health monitors, smart gas sensor nodes, portable medical infusion pumps, and industrial predictive maintenance edge nodes requiring stable component supply across multi-year production cycles.
Supply support for STM32L462VEI6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and analog products for industrial, automotive, and consumer markets.
The STM32L4-series targets ultra-low-power embedded applications demanding extended battery life, rich analog integration, and secure firmware execution-optimized for IoT endpoints, portable medical devices, and energy-harvesting systems.
FAQ
What is the maximum operating frequency and core type of the STM32L462VEI6?
The STM32L462VEI6 features an Arm Cortex-M4 core with floating-point unit (FPU), capable of running at up to 80 MHz. It delivers 100 DMIPS performance and supports DSP instructions. The Adaptive Real-time Accelerator (ART Accelerator™) enables zero-wait-state execution from Flash memory, ensuring deterministic timing for real-time tasks without external cache.
Does the STM32L462VEI6 support crystal-less USB operation?
Yes, the STM32L462VEI6 integrates a clock recovery system (CRS) that synchronizes the internal 48 MHz HSI48 oscillator to the USB SOF signal, enabling full-speed (12 Mbit/s) USB 2.0 communication without an external crystal. This reduces BOM cost and PCB area while maintaining ±0.25% accuracy required for USB specification compliance.
What low-power modes are available, and what are their typical current draws?
The STM32L462VEI6 offers six low-power modes: Shutdown (22 nA), Standby (106 nA), Standby with RTC (375 nA), Stop 0 (1.28 µA), Stop 1 (1.52 µA), and Stop 2 (2.05 µA). All Stop modes retain SRAM and register content; Stop 2 additionally keeps the RTC and LSE running. Wakeup latency ranges from 4 µs (Stop) to 15 µs (Standby), verified per DS11913 Rev 5 Section 6.3.6.
Which analog peripherals are integrated, and what are their key specifications?
The device integrates a 12-bit ADC with 5 Msps sampling rate (200 µA/Msps), hardware oversampling up to 16-bit resolution, two 12-bit DAC channels with sample-and-hold, one operational amplifier with programmable gain amplifier (PGA), two ultra-low-power comparators, and a buffered 2.5 V/2.048 V reference voltage output-all operating from an independent analog supply (VDDA) for noise immunity and precision.
STM32L462VEI6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 100-UFBGA
- Series:
- STM32L4
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit Single-Core
- Speed:
- 80MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD, QSPI, SAI, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, PWM, WDT
- Number of I/O:
- 83
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 160K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 16x12b; D/A 1x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32L462VEI6 FAQ
1.How can I place an order for STM32L462VEI6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32L462VEI6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32L462VEI6 reliable?
The price and inventory of STM32L462VEI6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32L462VEI6 is usually 5 days.
3.What payment methods are accepted for STM32L462VEI6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32L462VEI6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32L462VEI6?
STM32L462VEI6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32L462VEI6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32L462VEI6?
For technical support, including STM32L462VEI6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32L462VEI6 requirements.
6.How does Aetrix verify that STM32L462VEI6 is sourced from the original manufacturer or authorized distributors?
All STM32L462VEI6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32L462VEI6 meets industry standards.
7.What is the process for return or replacement of STM32L462VEI6?
All STM32L462VEI6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32L462VEI6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32L462VEI6 part is unused and in its original packaging.
Return procedure for STM32L462VEI6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32L462VEI6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

.jpg)