STMicroelectronics STM32L475RET6
- Part No.:
- STM32L475RET6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
STM32L475RET6.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:135
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32L475RET6 from STMicroelectronics is an ultra-low-power Arm® Cortex®-M4 32-bit MCU with FPU, operating up to 80 MHz (100 DMIPS), featuring 512 KB Flash, 128 KB SRAM, USB OTG FS, dual SAI audio interfaces, and integrated analog peripherals including three 12-bit ADCs (5 Msps) and two 12-bit DACs. It targets battery-powered IoT edge nodes, portable medical sensors, and industrial wireless gateways requiring sustained operation under 1.71–3.6 V supply.
For engineers reviewing the STM32L475RET6 datasheet, STM32L475RET6 pinout, STM32L475RET6 application, or STM32L475RET6 equivalent, key selection criteria include its 420 nA Standby-with-RTC current, ART Accelerator™ enabling zero-wait-state Flash execution, 114 GPIOs (most 5 V-tolerant), and hardware cryptographic support via TRNG and CRC unit - all in LQFP64 package.
Technical Context
The STM32L475RET6 implements a dual-bank Flash architecture supporting read-while-write and proprietary code readout protection (RDP Level 2). Its FlexPowerControl system enables seven low-power modes - including Stop 2 (1.1 µA) and Shutdown (30 nA) - with sub-4 µs wakeup latency and hardware calendar RTC with calibration.
It integrates three independent analog domains: one for 3× 12-bit ADCs (200 µA/Msps), another for 2× op-amps with PGA, and a third for 2× ultra-low-power comparators - all powered separately to minimize noise coupling. Clocking includes three PLLs (system/USB/audio), auto-trimmed MSI (±0.25%), and external 4–48 MHz/32 kHz crystal support.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M4 with FPU and DSP instructions, 80 MHz max frequency (100 DMIPS @ 80 MHz) |
| Memory | 512 KB Flash (2 banks, RWW), 128 KB SRAM (32 KB with parity), Quad SPI & FSMC interfaces |
| Low-Power Performance | 420 nA Standby with RTC; 1.1 µA Stop 2 mode; 100 µA/MHz Run mode; 4 µs wakeup from Stop |
| Analog Peripherals | 3× 12-bit ADCs (5 Msps, 16-bit oversampling), 2× 12-bit DACs, 2× op-amps with PGA, 2× comparators |
| Connectivity | USB OTG FS, 2× SAI, 3× I²C (FM+), 5× USART, 1× LPUART, 3× SPI + Quad SPI, CAN 2.0B, SDMMC |
| Timers & Control | 16 timers: 2× advanced (TIM1/TIM8), 7× general-purpose, 2× basic, 2× low-power (LPTIM1/LPTIM2), 2× watchdogs |
| Security & Debug | TRNG, CRC unit, 96-bit unique ID, Firewall, Serial Wire Debug (SWD), JTAG, ETM trace support |
Pinout & Package
LQFP64 (10 × 10 mm, 0.5 mm pitch) package with exposed thermal pad; RoHS-compliant and ECOPACK2® certified.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Core, analog, and I/O power supplies | Independent domains enable noise isolation; VDDA must be ≥ VDD for analog accuracy |
| VSS, VSSA, VSSIO2 | Ground references | Separate analog/digital grounds reduce coupling; VSSA must be connected before VDDA |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; supports external debounced pushbutton or supervisor IC |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | Up to 51 GPIOs in LQFP64; most 5 V-tolerant, configurable as EXTI sources or AF functions |
| PC13–PC15 | RTC-related pins | PC13 = RTC_OUT/TSK, PC14/PC15 = LSE crystal connections (32.768 kHz) |
| PA9/PA10 | USB DP/DM | Dedicated full-speed USB 2.0 transceiver with internal PHY; requires 1.5 kΩ pull-up on PA12 for enumeration |
Key Features
| Feature | Design Value |
|---|---|
| FlexPowerControl architecture | Enables 7 low-power modes with hardware-controlled voltage scaling and domain gating - critical for multi-year battery life |
| ART Accelerator™ | Eliminates Flash wait states at 80 MHz, delivering deterministic 100 DMIPS performance without external cache |
| Dual-bank Flash with RWW | Allows firmware updates over-the-air while executing from second bank - no application interruption required |
| Hardware-accelerated crypto primitives | TRNG + CRC unit enables secure boot and firmware signature verification without software overhead |
| Independent analog power domains | Three isolated supply rails (VDDA/VREF+/VBAT) prevent digital switching noise from degrading ADC/DAC linearity |
Applications
| Wearable Health Monitor | Smart Utility Meter |
|---|---|
Use Scenario: Continuous ECG/PPG sensing with Bluetooth LE telemetry and local anomaly detection. IC Role / Device Role / Timing Role: Main controller managing sensor acquisition (ADC + TSC), real-time signal processing (FPU), and low-latency BLE stack timing via LPUART and SAI. Use Value: 420 nA Standby-with-RTC enables >5-year coin-cell operation; dual ADCs allow simultaneous lead-I/lead-II sampling at 1 kSPS. |
Use Scenario: Battery-backed electricity/water meter with tamper detection, pulse counting, and NB-IoT reporting. IC Role / Device Role / Timing Role: System-on-chip handling metrology (sigma-delta DFSDM), secure logging (TRNG + CRC), and scheduled wakeups (RTC alarm + LPTIM). Use Value: 30 nA Shutdown mode preserves backup RAM during mains failure; CAN interface supports legacy AMI infrastructure integration. |
| Industrial Wireless Sensor Node | Audio Edge Gateway |
Use Scenario: LoRaWAN node collecting temperature, humidity, and vibration data in factory environments. IC Role / Device Role / Timing Role: Host processor for MEMS sensor fusion (FPU), RF interface control (SPI to SX1276), and duty-cycled sleep/wake scheduling. Use Value: 1.1 µA Stop 2 mode extends AA battery life to 10+ years; 114 GPIOs support multiple sensor buses (I²C/SPI/1-Wire). |
Use Scenario: Voice-controlled smart speaker endpoint performing local keyword spotting and audio preprocessing before cloud upload. IC Role / Device Role / Timing Role: Audio subsystem controller using dual SAI for I²S microphone array input and DAC-based speaker output with op-amp buffering. Use Value: 2× SAI interfaces support 8-channel TDM input; hardware oversampling (16-bit @ 5 Msps) improves SNR for far-field voice capture. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L432KCU6 | Smaller footprint (UFQFPN32), 256 KB Flash, no SAI or USB OTG; single 12-bit ADC (2.4 Msps) | Suitable for cost-sensitive, space-constrained sensor nodes without audio or host USB requirements | Select when audio, USB host, or >256 KB Flash are unnecessary - reduces BOM and PCB area by ~40% |
| STM32U575ZIT6 | Higher security (PUF, SE), 1 MB Flash, 256 KB SRAM, Cortex-M33, 1.5x lower active current (65 µA/MHz) | Required for PSA Level 3-certified devices, secure firmware updates, and extended feature sets in next-gen designs | Choose for new designs needing PSA Certified security, longer lifecycle, or future-proofing beyond L4 series roadmap |
Compared with STM32L432KCU6, the STM32L475RET6 adds dual SAI, USB OTG, and higher analog integration - essential for audio and host-connected edge devices; versus STM32U575ZIT6, it trades advanced security and efficiency for mature toolchain support and lower unit cost in volume production.
Availability
STM32L475RET6 is available at Aetrix Electronics and suitable for wearable health monitors, smart utility meters, industrial wireless sensor nodes, and audio edge gateways requiring stable component supply across multi-year production cycles.
Supply support for STM32L475RET6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive semiconductors since 1987.
The STM32L4 series targets ultra-low-power embedded applications demanding high performance-per-microwatt, with emphasis on battery longevity, rich analog integration, and robust security primitives for IoT endpoints.
FAQ
What is the maximum operating frequency and associated performance metric?
The STM32L475RET6 runs at up to 80 MHz with its Arm Cortex-M4 core, achieving 100 DMIPS (Dhrystone 2.1) and 273.55 CoreMark® (3.42 CoreMark/MHz). This performance is sustained with zero wait states thanks to the ART Accelerator™, which caches Flash accesses without requiring external memory or complex prefetch logic.
How does the low-power architecture support multi-year battery operation?
It achieves multi-year operation through hierarchical power gating: Shutdown mode draws just 30 nA (with 5 wakeup pins), Standby-with-RTC consumes 420 nA, and Stop 2 mode uses 1.1 µA. Combined with sub-4 µs wakeup latency and hardware RTC calendar, it enables precise duty cycling - e.g., waking every 30 seconds for sensor reads and BLE advertising bursts.
Which communication interfaces support audio-class timing and synchronization?
The device integrates two Serial Audio Interfaces (SAI1 and SAI2), each supporting I²S, PCM, and AC97 protocols with independent master clocks, programmable bit clock dividers, and FIFO buffering. These interfaces synchronize directly with the audio PLL and support TDM up to 32 slots - enabling multi-microphone array processing without CPU intervention.
Can the internal ADCs operate concurrently with other peripherals without performance degradation?
Yes - three independent 12-bit ADCs can sample simultaneously using hardware triggers (e.g., TIM1 CC1, LPTIM1 OUT), with dedicated DMA channels and configurable resolution (6–16 bits via oversampling). Their separate VDDA supply and internal voltage reference buffer (VREFBUF) ensure <±1 LSB INL even during heavy digital activity on VDD.
STM32L475RET6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 64-LQFP
- Series:
- STM32L4
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit Single-Core
- Speed:
- 80MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD, QSPI, SAI, SPI, SWPMI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, PWM, WDT
- Number of I/O:
- 51
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 16x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32L475RET6 FAQ
1.How can I place an order for STM32L475RET6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32L475RET6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32L475RET6 reliable?
The price and inventory of STM32L475RET6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32L475RET6 is usually 5 days.
3.What payment methods are accepted for STM32L475RET6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32L475RET6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32L475RET6?
STM32L475RET6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32L475RET6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32L475RET6?
For technical support, including STM32L475RET6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32L475RET6 requirements.
6.How does Aetrix verify that STM32L475RET6 is sourced from the original manufacturer or authorized distributors?
All STM32L475RET6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32L475RET6 meets industry standards.
7.What is the process for return or replacement of STM32L475RET6?
All STM32L475RET6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32L475RET6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32L475RET6 part is unused and in its original packaging.
Return procedure for STM32L475RET6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32L475RET6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

