STMicroelectronics STM32L476JGY3TR
- Part No.:
- STM32L476JGY3TR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 72-UFBGA, WLCSP
- Datasheet:
-
STM32L476JGY3TR.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 72WLCSP
- Quantity:
- Payment:

- Shipping:

Inventory:3,414
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32L476JGY3TR from STMicroelectronics is an ultra-low-power Arm® Cortex®-M4 32-bit MCU with FPU, operating up to 80 MHz (100 DMIPS), featuring 1 MB flash, 128 KB SRAM, USB OTG FS, LCD controller, and integrated SMPS support. It delivers 39 µA/MHz in SMPS-run mode, 420 nA Standby with RTC, and supports capacitive touch sensing - deployed in battery-powered medical wearables requiring long runtime and display capability.
For engineers reviewing the STM32L476JGY3TR datasheet, STM32L476JGY3TR pinout, STM32L476JGY3TR application, or STM32L476JGY3TR equivalent, key selection factors include verified low-power mode current (e.g., 30 nA Shutdown), dual 12-bit DAC channels, 3× 12-bit ADCs at 5 Msps, CAN 2.0B interface, and UFBGA144 package compatibility with high I/O density (up to 114 pins, 5 V-tolerant).
Technical Context
This MCU integrates an Adaptive Real-time Accelerator (ART™) enabling zero-wait-state execution from flash at 80 MHz, alongside a dual-voltage domain architecture supporting external SMPS for optimized efficiency. Its interconnect matrix decouples bus masters (CPU, DMA, peripherals), reducing contention and enabling deterministic real-time response in mixed-workload applications.
The device implements three independent PLLs - one for system clock, one for USB/SDMMC, and one for audio/SAI - allowing concurrent high-speed peripheral operation without clock domain conflicts. Low-power timers (LPTIM1/LPTIM2) remain active in Stop 2 mode, enabling precise wake-up timing while maintaining sub-µA power draw.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M4 with FPU, 80 MHz max, 100 DMIPS - enables real-time DSP and control algorithms without external co-processor. |
| Flash / SRAM | 1 MB dual-bank flash (read-while-write), 128 KB SRAM (32 KB with parity) - supports secure firmware updates and robust data logging. |
| Power Consumption | 39 µA/MHz (SMPS mode), 420 nA Standby with RTC - extends battery life in coin-cell-powered IoT endpoints beyond 10 years. |
| Analog Peripherals | 3× 12-bit ADCs (5 Msps), 2× 12-bit DACs, 2× op-amps with PGA, 2× comparators - enables sensor signal conditioning and analog output control in single-chip designs. |
| Communication | USB OTG FS, CAN 2.0B, 5× USART, 3× I²C, 3× SPI, Quad-SPI, SDMMC - supports wired connectivity, motor control networks, and external memory expansion. |
| Display & Touch | LCD controller (8×40 or 4×44 segments), 24-channel capacitive touch sensing - drives segment-based displays and replaces mechanical buttons in portable HMI. |
| Package | UFBGA144 (10 × 10 mm, 0.8 mm pitch) - provides high I/O count (114 pins) in compact footprint suitable for space-constrained wearable PCBs. |
Pinout & Package
STM32L476JGY3TR uses the UFBGA144 (10 × 10 mm, 0.8 mm pitch) package with 144 balls arranged in 12×12 grid. Ball A1 is marked with a laser dot; top-side marking includes "L476JGY3" and date code. The package supports 114 user I/Os, most 5 V-tolerant, with dedicated VDD/VSS pairs per quadrant for noise suppression.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Main, analog, and I/O supply rails | Independent domains allow clean analog measurement and flexible I/O voltage (1.08–3.6 V) for interfacing with diverse peripherals. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | 114 total fast I/Os with configurable pull-up/down, alternate functions, and 5 V tolerance - simplifies level-shifting in mixed-voltage systems. |
| PC13–PC15 | RTC oscillator inputs | Support 32.768 kHz crystal connection for hardware calendar and alarm - enables time-stamped data logging without host CPU involvement. |
| PA11/PA12 | USB OTG FS D+/D− | Dedicated full-speed USB transceiver with internal termination - eliminates external resistors and reduces BOM cost for device-class USB interfaces. |
| PB8/PB9 | CAN_RX/CAN_TX | Direct CAN 2.0B physical layer interface - enables robust industrial fieldbus communication with built-in fault protection and bit-rate flexibility up to 1 Mbps. |
Key Features
| Feature | Design Value |
|---|---|
| FlexPowerControl architecture | 7 low-power modes (Shutdown to Run) with validated currents: 30 nA Shutdown, 420 nA Standby+RTC - enables energy harvesting and multi-year battery life. |
| ART Accelerator™ | Zero-wait-state execution from flash at 80 MHz - eliminates external RAM dependency for deterministic real-time code execution. |
| Batch Acquisition Mode (BAM) | Peripheral-triggered autonomous ADC/DAC capture without CPU wake-up - reduces active time by >90% in sensor polling loops. |
| Integrated SMPS support | Dedicated VDD12 pin and control logic for external switch-mode power supply - achieves 39 µA/MHz vs. 100 µA/MHz in LDO mode, cutting power by 61%. |
| Hardware crypto & RNG | True random number generator + CRC unit + 96-bit unique ID - meets basic requirements for firmware authentication and secure boot key derivation. |
Applications
| Wearable Health Monitor | Smart Utility Meter |
|---|---|
Use Scenario: Continuous ECG/PPG signal acquisition, local processing, and Bluetooth LE transmission in wrist-worn device powered by CR2032 battery. IC Role / Device Role / Timing Role: Central MCU executing sensor fusion, managing LCD display, handling USB charging negotiation, and entering Stop 2 mode between samples. Use Value: 420 nA Standby with RTC enables 8+ year battery life; integrated op-amps and ADCs eliminate 4 external components; BAM reduces CPU duty cycle to <1%. | Use Scenario: Tamper-resistant electricity meter with pulse counting, LCD display, infrared (IRTIM) communication, and secure firmware updates over PLC or RF. IC Role / Device Role / Timing Role: System controller managing metrology engine, real-time tariff calculation, secure storage, and periodic wake-up via LPTIM for hourly data logging. Use Value: 30 nA Shutdown mode preserves battery during mains failure; hardware CRC and unique ID enable anti-cloning; CAN interface supports modular gateway integration. |
| Industrial HMI Panel | Portable Diagnostic Tool |
Use Scenario: Battery-operated panel with 4×44-segment LCD, capacitive touch keys, and RS-485 Modbus connectivity for machine status visualization. IC Role / Device Role / Timing Role: Display controller, touch sensor processor, and protocol stack handler - all on single die with shared DMA and memory resources. Use Value: Integrated LCD driver eliminates external bias generator; 24-channel TSC supports 12+ touch keys; 5 V-tolerant I/Os interface directly with RS-485 transceivers. | Use Scenario: Handheld test instrument acquiring analog sensor signals (thermocouple, strain gauge), performing FFT analysis, and storing results to microSD card. IC Role / Device Role / Timing Role: Signal acquisition hub with simultaneous 3× ADC sampling, hardware oversampling (16-bit effective), and SDMMC interface for high-throughput data dump. Use Value: 5 Msps ADC throughput enables 100 kHz bandwidth capture; Quad-SPI supports fast external code/data loading; 128 KB SRAM buffers >2 seconds of raw 12-bit data. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power Cortex-M4 MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L4R9AII6 | 2 MB flash, 640 KB SRAM, Chrom-ART GPU, no LCD controller - higher performance but larger UFBGA169 package. | Suitable for color TFT displays and complex GUIs; lacks integrated segment LCD driver and SMPS support. | Select when needing >1 MB code space and graphical acceleration; avoid if segment LCD or ultra-low-power SMPS mode is required. |
| STM32L562ZEJ6Q | ARM TrustZone®, 512 KB flash, 256 KB SRAM, 110 µA/MHz (SMPS), no LCD or TSC - enhanced security but reduced analog integration. | Targeted at secure firmware updates and encrypted sensor data pipelines; missing capacitive touch and LCD peripherals. | Select for certified secure boot and data-at-rest encryption; avoid if touch interface or embedded display control is mandatory. |
Compared with STM32L476JGY3TR, STM32L4R9AII6 trades LCD/SMPS efficiency for graphics capability and memory headroom, while STM32L562ZEJ6Q sacrifices analog integration for hardware-enforced security - making the L476 optimal for cost-sensitive, display-enabled, battery-constrained edge nodes.
Availability
STM32L476JGY3TR is available at Aetrix Electronics and suitable for wearable health monitors, smart utility meters, industrial HMI panels, and portable diagnostic tools requiring stable component supply across multi-year production cycles.
Supply support for STM32L476JGY3TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in microcontrollers, power management, sensors, and automotive ICs - with over 40 years of embedded systems innovation.
The STM32L4 series targets ultra-low-power applications demanding rich analog integration, display support, and secure firmware execution - designed specifically for battery-operated IoT endpoints and portable medical devices.
FAQ
What is the maximum operating frequency and corresponding DMIPS rating?
The STM32L476JGY3TR operates at up to 80 MHz with an Adaptive Real-time Accelerator (ART™) enabling zero-wait-state flash execution. Its performance is rated at 100 DMIPS (Dhrystone 2.1), verified at 80 MHz with ART enabled and cache configured. This matches the 1.25 DMIPS/MHz benchmark and delivers 273.55 CoreMark® score (3.42 CoreMark/MHz).
Does this MCU support external SMPS, and what power savings does it deliver?
Yes, STM32L476JGY3TR includes dedicated VDD12 and control logic for external switch-mode power supply integration. In SMPS-run mode, it achieves 39 µA/MHz at 3.3 V - a 61% reduction versus 100 µA/MHz in internal LDO mode. This is validated per Table 28 of DS10198 Rev 11 under VDD12 = 1.10 V conditions.
How many ADC channels and what resolution/speed are supported?
The device integrates three independent 12-bit ADCs, each capable of 5 Msps sampling rate. Hardware oversampling allows effective resolution up to 16 bits (e.g., 4× oversampling yields 14-bit, 16× yields 16-bit). All ADCs support simultaneous sampling, injected/conversion modes, and analog watchdogs - confirmed in Section 3.15 and Table 27 of the datasheet.
Is the UFBGA144 package RoHS and REACH compliant?
Yes, the UFBGA144 package used for STM32L476JGY3TR is ECOPACK2-compliant, meeting both RoHS Directive 2011/65/EU and REACH Regulation (EC) No. 1907/2006 requirements. This is explicitly stated in Table 1 and Section 7.3 of DS10198 Rev 11, with lead-free matte tin finish and halogen-free molding compound.
STM32L476JGY3TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 72-UFBGA, WLCSP
- Series:
- STM32L4
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit Single-Core
- Speed:
- 80MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD, QSPI, SAI, SPI, SWPMI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, LCD, PWM, WDT
- Number of I/O:
- 57
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 16x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32L476JGY3TR FAQ
1.How can I place an order for STM32L476JGY3TR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32L476JGY3TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32L476JGY3TR reliable?
The price and inventory of STM32L476JGY3TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32L476JGY3TR is usually 5 days.
3.What payment methods are accepted for STM32L476JGY3TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32L476JGY3TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32L476JGY3TR?
STM32L476JGY3TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32L476JGY3TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32L476JGY3TR?
For technical support, including STM32L476JGY3TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32L476JGY3TR requirements.
6.How does Aetrix verify that STM32L476JGY3TR is sourced from the original manufacturer or authorized distributors?
All STM32L476JGY3TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32L476JGY3TR meets industry standards.
7.What is the process for return or replacement of STM32L476JGY3TR?
All STM32L476JGY3TR units undergo pre-shipment inspection (PSI). If there is an issue with STM32L476JGY3TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32L476JGY3TR part is unused and in its original packaging.
Return procedure for STM32L476JGY3TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32L476JGY3TR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

