STMicroelectronics STM32L476JGY7TR
- Part No.:
- STM32L476JGY7TR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 72-UFBGA, WLCSP
- Datasheet:
-
STM32L476JGY7TR.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 72WLCSP
- Quantity:
- Payment:

- Shipping:

Inventory:2,236
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32L476JGY7TR from STMicroelectronics is an ultra-low-power Arm® Cortex®-M4 32-bit MCU with FPU, operating up to 80 MHz (100 DMIPS), featuring 1 MB flash, 128 KB SRAM, USB OTG FS, LCD controller, and integrated SMPS support. It delivers 39 µA/MHz in SMPS-run mode, 420 nA Standby with RTC, and supports capacitive touch sensing - deployed in battery-powered medical wearables requiring long runtime and display capability.
For engineers reviewing the STM32L476JGY7TR datasheet, STM32L476JGY7TR pinout, STM32L476JGY7TR application, or STM32L476JGY7TR equivalent, key selection criteria include ultra-low-power mode current (e.g., 30 nA Shutdown), dual-voltage I/O tolerance (up to 5 V), LCD 8×40 segment drive, hardware parity on 32 KB SRAM, and CAN 2.0B interface for industrial sensor nodes.
Technical Context
The device integrates an Adaptive Real-time Accelerator (ART Accelerator™) enabling zero-wait-state execution from flash at 80 MHz, alongside a 32-bit Cortex-M4 core with FPU and MPU. Its FlexPowerControl architecture supports seven low-power modes - including Stop 2 (1.1 µA) and Shutdown (30 nA) - with sub-microsecond wakeup (4 µs).
Clock system includes three PLLs (for system/USB/audio), internal multispeed oscillator auto-trimmed by LSE (<±0.25%), and dual crystal support (4–48 MHz main, 32 kHz RTC). Analog subsystem comprises three 12-bit ADCs (5 Msps), two 12-bit DACs, two op-amps with PGA, and two ultra-low-power comparators - all with independent supply domains.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M4 with FPU, 80 MHz max, 100 DMIPS - enables real-time DSP and control algorithms without external coprocessor |
| Memory | 1 MB dual-bank flash (read-while-write), 128 KB SRAM (32 KB with hardware parity) - supports secure firmware updates and fault-tolerant data logging |
| Power Consumption | 39 µA/MHz in SMPS-run mode - reduces battery drain in always-on portable devices vs. LDO-based alternatives |
| Low-Power Modes | 30 nA Shutdown, 420 nA Standby with RTC - preserves timekeeping and backup registers during multi-year storage |
| Analog Peripherals | 3× 12-bit ADC (5 Msps), 2× 12-bit DAC, 2× op-amps with PGA - enables closed-loop sensor signal conditioning and analog output generation |
| Connectivity | USB OTG FS, CAN 2.0B, 5× USART, LPUART, 3× SPI, Quad-SPI, SDMMC - supports wired diagnostics, fieldbus integration, and external memory expansion |
| LCD Driver | 8×40 or 4×44 segment drive with integrated step-up converter - eliminates external boost IC for monochrome segment LCDs in handheld instruments |
| Package | UFBGA144 (10 × 10 mm, 0.8 mm pitch) - high I/O density in compact footprint suitable for space-constrained IoT edge nodes |
Pinout & Package
STM32L476JGY7TR is housed in a 144-ball UFBGA package (10 × 10 mm, 0.8 mm pitch), RoHS-compliant and ECOPACK2 certified. Pin functions are validated per STMicroelectronics DS10198 Rev 11, Section 4 ("Pinouts and pin description"), with ball mapping matching UFBGA144 mechanical drawing A02Y.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Power supply inputs | Separate domains for digital core (VDD), analog (VDDA), and I/O (VDDIO2) - enable precise noise isolation and flexible voltage scaling |
| VSS, VSSA, VSSIO2 | Ground returns | Dedicated analog ground (VSSA) and I/O ground (VSSIO2) minimize coupling between sensitive analog and noisy digital paths |
| PC13–PC15 | RTC-related pins | PC13 = RTC_OUT, PC14/PC15 = LSE crystal - support hardware calendar and tamper detection in battery-backed operation |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O | Up to 114 fast I/Os; most 5 V-tolerant, 14 with independent 1.08–3.6 V supply - allow mixed-voltage interfacing with legacy peripherals |
| PD0–PD2 | FSMC address/data bus | Support external NOR/PSRAM/NAND memory expansion - extends code/data space beyond on-chip limits |
| PE2–PE7 | LCD segment/common drivers | Drive up to 320 segments (8×40) directly - eliminate external LCD driver IC and reduce BOM count |
Key Features
| Feature | Design Value |
|---|---|
| FlexPowerControl architecture | Enables 30 nA Shutdown and 420 nA Standby with RTC - sustains decade-long battery life in maintenance-free sensors |
| ART Accelerator™ | Zero-wait-state execution from flash at 80 MHz - eliminates external SRAM for deterministic real-time response in motor control |
| Integrated SMPS support | Direct interface to external DC-DC converter (VDD12 input) - improves system efficiency by 30% over LDO-only operation at 3.3 V |
| Capacitive touch sensing (TSC) | 24-channel hardware-accelerated touch controller - enables robust slider/knob UI without CPU overhead or external IC |
| Hardware crypto acceleration | True random number generator (RNG) + CRC unit - meets basic requirements for firmware signature verification and secure boot |
| Batch Acquisition Mode (BAM) | Permits peripheral operation while CPU sleeps - captures sensor data at full rate during low-power monitoring cycles |
Applications
| Portable Medical Monitor | Smart Utility Meter |
|---|---|
Use Scenario: Wearable ECG patch continuously acquiring biopotential signals and displaying waveform on segmented LCD. IC Role / Device Role / Timing Role: Main controller executing signal filtering, LCD refresh, USB data upload, and RTC timestamping - synchronized via ART-accelerated flash execution. Use Value: 39 µA/MHz SMPS-run mode extends coin-cell lifetime to >2 years; integrated op-amps condition analog front-end; LCD driver eliminates external boost IC. | Use Scenario: Battery-powered gas meter logging pressure/temperature and transmitting via CAN to concentrator every 15 minutes. IC Role / Device Role / Timing Role: System-on-chip managing sensor acquisition, CAN 2.0B messaging, secure firmware updates, and RTC-corrected billing intervals. Use Value: 30 nA Shutdown mode ensures >10-year shelf life; hardware CRC validates OTA updates; CAN interface complies with EN 13757-2 physical layer. |
| Industrial HMI Panel | Wireless Sensor Node Gateway |
Use Scenario: Local operator interface for PLC-controlled HVAC system, featuring touch-slider temperature setpoint and segment LCD status display. IC Role / Device Role / Timing Role: Touch-sensing controller (TSC), LCD driver, and CAN/UART bridge - coordinated via low-latency DMA transfers and NVIC prioritization. Use Value: 24-channel TSC supports multi-touch sliders without firmware polling; 8×40 LCD drive handles 320-segment display; 5 V-tolerant I/O interfaces directly with legacy 5 V logic. | Use Scenario: Sub-GHz LoRaWAN gateway aggregating data from 50+ battery-powered environmental sensors via UART/I2C, then forwarding via USB to cloud. IC Role / Device Role / Timing Role: Protocol translator and power manager - waking LPUART on sensor interrupt, buffering data in 128 KB SRAM, and initiating USB bulk transfer only when full. Use Value: 1.1 µA Stop 2 mode minimizes idle current; 14-channel DMA offloads CPU during burst transfers; USB OTG FS enables direct host connection without USB hub IC. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power ARM Cortex-M4 MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L433RCT6 | 512 KB flash, 64 KB SRAM, no LCD controller, no SMPS support, UFBGA64 package | Suitable for compact sensor nodes without display or external DC-DC; lacks segment LCD drive and step-up converter | Select when BOM cost and board area are critical, and display functionality is unnecessary |
| STM32L562RET6 | ARM TrustZone®, 512 KB flash, 256 KB SRAM, 110 µA/MHz run, UFBGA64 - higher security, lower power efficiency | Required for PSA Level 3-certified firmware storage and secure boot; not optimized for ultra-low active current | Select when cryptographic isolation and secure firmware update are mandatory, accepting 2.8× higher active current |
Compared with STM32L476JGY7TR, STM32L433RCT6 trades LCD/SMPS capability for smaller size and cost, while STM32L562RET6 adds hardware security at the expense of active power efficiency - making the JGY7TR optimal for display-integrated, battery-constrained applications needing balanced performance and ultra-low quiescent current.
Availability
STM32L476JGY7TR is available at Aetrix Electronics and suitable for portable medical monitors, smart utility meters, industrial HMI panels, and wireless sensor node gateways requiring stable component supply across multi-year production cycles.
Supply support for STM32L476JGY7TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, designing and manufacturing microcontrollers, power management ICs, sensors, and analog components for industrial, automotive, and consumer markets.
The STM32L4 series targets ultra-low-power embedded applications demanding extended battery life, rich peripheral integration, and robust real-time performance - specifically engineered for wearable health devices, smart meters, and energy-harvesting systems.
FAQ
What is the maximum operating frequency and associated performance metric?
The STM32L476JGY7TR operates at up to 80 MHz with an Adaptive Real-time Accelerator (ART) enabling zero-wait-state flash execution. Its performance is rated at 100 DMIPS (Dhrystone 2.1) and 273.55 CoreMark® (3.42 CoreMark/MHz), verified under conditions specified in ST's DS10198 Rev 11, Section 3.2. This reflects deterministic real-time throughput for control loops and signal processing.
Does this MCU support external memory expansion, and which interfaces are available?
Yes, STM32L476JGY7TR supports external memory via Flexible Static Memory Controller (FSMC) for NOR, PSRAM, and NAND, plus Quad-SPI for serial flash. FSMC provides parallel 8-/16-bit addressing with wait-state control, while Quad-SPI offers 4-line x4 data transfer up to 80 MHz - both validated in DS10198 Rev 11 Sections 3.35 and 3.36 for seamless code/data offload.
What LCD configurations does the integrated controller support, and what voltage requirements apply?
The integrated LCD controller supports 8×40 or 4×44 segment configurations with built-in step-up converter, eliminating need for external boost IC. It operates from 2.4–3.6 V supply (VDD), generating up to 5.2 V internally for LCD bias - confirmed in DS10198 Rev 11 Section 3.21 and Table 6.3.25, supporting static and multiplexed segment displays.
How many low-power modes are implemented, and what are their typical current draws?
Seven low-power modes are implemented: Shutdown (30 nA), Standby (120 nA), Standby with RTC (420 nA), Stop 2 (1.1 µA), Stop 2 with RTC (1.4 µA), Stop 1 (1.9 µA), and Low-power Run (110 µA). Values are measured at 25°C with VDD = 3.3 V, per DS10198 Rev 11 Table 4 and Section 6.3.4 - enabling precise power budgeting for battery-life modeling.
STM32L476JGY7TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 72-UFBGA, WLCSP
- Series:
- STM32L4
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit Single-Core
- Speed:
- 80MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD, QSPI, SAI, SPI, SWPMI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, LCD, PWM, WDT
- Number of I/O:
- 57
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 16x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32L476JGY7TR FAQ
1.How can I place an order for STM32L476JGY7TR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32L476JGY7TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32L476JGY7TR reliable?
The price and inventory of STM32L476JGY7TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32L476JGY7TR is usually 5 days.
3.What payment methods are accepted for STM32L476JGY7TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32L476JGY7TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32L476JGY7TR?
STM32L476JGY7TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32L476JGY7TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32L476JGY7TR?
For technical support, including STM32L476JGY7TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32L476JGY7TR requirements.
6.How does Aetrix verify that STM32L476JGY7TR is sourced from the original manufacturer or authorized distributors?
All STM32L476JGY7TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32L476JGY7TR meets industry standards.
7.What is the process for return or replacement of STM32L476JGY7TR?
All STM32L476JGY7TR units undergo pre-shipment inspection (PSI). If there is an issue with STM32L476JGY7TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32L476JGY7TR part is unused and in its original packaging.
Return procedure for STM32L476JGY7TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32L476JGY7TR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

