STMicroelectronics STM32L4A6AGI6P
- Part No.:
- STM32L4A6AGI6P
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 169-UFBGA
- Datasheet:
-
STM32L4A6AGI6P.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 169UFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:3,128
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32L4A6AGI6P from STMicroelectronics is an ultra-low-power Arm® Cortex®-M4 32-bit MCU with FPU, operating up to 80 MHz (100 DMIPS), featuring 1 MB flash, 320 KB SRAM, USB OTG FS, AES+HASH crypto acceleration, and integrated SMPS support. It targets battery-powered industrial sensors, portable medical devices, and smart metering systems requiring long runtime and secure firmware execution.
For engineers reviewing the STM32L4A6AGI6P datasheet, STM32L4A6AGI6P pinout, STM32L4A6AGI6P application, or STM32L4A6AGI6P equivalent, key selection criteria include its 25 nA shutdown current, dual-bank read-while-write flash, hardware parity-checked SRAM, and dual CAN 2.0B interfaces for robust fieldbus connectivity in constrained environments.
Technical Context
The device integrates an Adaptive Real-time Accelerator (ART™) enabling zero-wait-state execution from flash at 80 MHz, alongside a multi-layer AHB bus matrix for concurrent peripheral access. Its FlexPowerControl architecture supports dynamic voltage scaling and multiple low-power modes-including Stop 2 (2.57 µA) and Standby with RTC (426 nA)-with precise wake-up timing (5 µs).
It features three independent 12-bit ADCs (5 Msps, hardware oversampling up to 16-bit), two 12-bit DACs, two operational amplifiers with programmable gain, and two ultra-low-power comparators-all with dedicated analog supplies. The cryptographic subsystem includes AES-128/256 and SHA-256 hardware accelerators, plus a true random number generator (TRNG) compliant with NIST SP800-90B.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M4 with FPU, 80 MHz max frequency, 100 DMIPS performance |
| Memory | 1 MB dual-bank flash (read-while-write), 320 KB SRAM (64 KB with hardware parity) |
| Power Consumption | 25 nA in Shutdown mode; 2.57 µA in Stop 2 mode; 37 µA/MHz in SMPS-run mode |
| Analog Peripherals | 3× 12-bit ADCs (5 Msps), 2× 12-bit DACs, 2× op-amps with PGA, 2× comparators |
| Crypto Acceleration | AES-128/256 and HASH (SHA-256) hardware engines, plus TRNG |
| Communication | 2× CAN 2.0B, USB OTG FS, 4× I²C (FM+), 5× USART, 2× SAI, SDMMC, SWPMI |
| Package & Pin Count | UFBGA169 (7 × 7 mm), 132 I/O pins (most 5 V-tolerant, 14 with independent 1.08 V supply) |
Pinout & Package
STM32L4A6AGI6P is housed in a 169-ball Ultra-Fine-Pitch Ball Grid Array (UFBGA169) package with 0.4 mm pitch, optimized for compact industrial and portable designs. Thermal resistance θJA is 25.5 °C/W (JEDEC 2-layer board).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Main, analog, and I/O power supplies | Supports independent 1.08–3.6 V rails; VDDIO2 enables 1.08 V I/O for ultra-low-voltage peripherals |
| VSS, VSSA | Digital and analog ground returns | Separate analog/digital ground planes required for ADC/DAC accuracy and noise immunity |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | Up to 136 fast I/Os; most 5 V-tolerant; up to 24 support capacitive touch sensing |
| PC13–PC15 | RTC-related functions | PC13 = RTC_OUT, PC14/PC15 = 32.768 kHz LSE crystal connections for calendar-grade timekeeping |
| PA11/PA12 | USB OTG FS D+/D− | Dedicated full-speed USB transceiver pins with internal pull-ups; no external PHY needed |
| PB8/PB9 | CAN1_RX/CAN1_TX | Direct CAN 2.0B interface supporting bit rates up to 1 Mbps; compatible with ISO 11898-1 |
| PD0/PD1 | OSC_IN/OSC_OUT | 4–48 MHz external crystal input for system clock; supports high-precision timing and PLL reference |
Key Features
| Feature | Design Value |
|---|---|
| FlexPowerControl architecture | Enables 25 nA shutdown and 426 nA standby-with-RTC-critical for >10-year battery life in remote sensors |
| ART Accelerator™ | Eliminates flash wait states at 80 MHz, delivering deterministic real-time response without SRAM code shadowing |
| Dual-bank flash with RWW | Allows firmware updates via bootloader while application runs-no system interruption during OTA upgrades |
| Chrom-ART Accelerator (DMA2D) | Hardware-accelerated 2D graphics rendering offloads CPU for GUI-driven HMI applications on embedded displays |
| DFSDM + Sigma-Delta support | 4 digital filters for high-resolution sensor signal processing (e.g., pressure, audio) without external ADC drivers |
| Independent analog supply domains | Separate VDDA and VREF+ pins enable clean 12-bit ADC/DAC operation even with noisy digital switching |
Applications
| Smart Utility Metering | Portable Medical Monitoring |
|---|---|
Use Scenario: Battery-powered electricity/water/gas meters with tamper detection, RF mesh backhaul, and 10+ year field deployment. IC Role / Device Role / Timing Role: Main controller managing metrology ADC sampling, secure firmware updates, RTC-based billing cycles, and CAN/RS-485 communication to concentrators. Use Value: 25 nA shutdown current extends battery life beyond 12 years; AES+HASH ensures firmware integrity against over-the-air attacks. |
Use Scenario: Handheld ECG, pulse oximeter, or glucose monitor requiring clinical-grade analog acquisition and Bluetooth LE telemetry. IC Role / Device Role / Timing Role: Signal acquisition hub interfacing with precision analog front-ends (op-amps, ADCs), running real-time filtering algorithms, and managing low-power BLE coexistence. Use Value: Dual 12-bit DACs generate calibrated test waveforms; DFSDM filters sigma-delta sensor outputs; 37 µA/MHz SMPS efficiency minimizes thermal load on skin-contact devices. |
| Industrial Edge Sensor Node | Secure IoT Gateway Controller |
Use Scenario: DIN-rail mounted vibration, temperature, and humidity node with LoRaWAN or NB-IoT uplink and local edge analytics. IC Role / Device Role / Timing Role: Real-time data aggregator fusing multi-sensor inputs, executing lightweight ML inference (CMSIS-NN), and scheduling low-duty-cycle radio transmissions. Use Value: 1 MB flash stores firmware + model weights; 320 KB SRAM accommodates inference buffers; dual CAN supports legacy PLC integration. |
Use Scenario: Secure gateway bridging Modbus RTU field devices to cloud platforms via TLS-encrypted MQTT over Ethernet or cellular. IC Role / Device Role / Timing Role: Root-of-trust anchor performing certificate validation, secure boot, encrypted storage, and hardware-accelerated TLS handshake offload. Use Value: AES+HASH engine reduces TLS handshake latency by >60%; 96-bit unique ID enables device identity binding; TRNG feeds cryptographically secure key generation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power Arm Cortex-M4 MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L4R9AII6 | 2 MB flash, 640 KB SRAM, LCD-TFT controller, no SMPS support, higher active current (42 µA/MHz) | Better suited for GUI-rich HMI with embedded display; less optimal for extreme battery life | Select when display interface and larger code space outweigh SMPS efficiency and lowest sleep currents |
| STM32L562CEU6 | ARM TrustZone®, 512 KB flash, 256 KB SRAM, PUF-based secure key storage, 32 nA shutdown | Higher security assurance level (PSA Level 3 certified); lower memory capacity limits complex firmware | Select when hardware-enforced isolation and certified secure boot are mandatory, not just crypto acceleration |
Compared with STM32L4A6AGI6P, the STM32L4R9AII6 trades ultra-low-power efficiency for display capability and memory headroom, while the STM32L562CEU6 replaces SMPS-centric power optimization with TrustZone-based security primitives-making each suitable for distinct design priorities: longevity vs. UI richness vs. certification-grade trust.
Availability
STM32L4A6AGI6P is available at Aetrix Electronics and suitable for smart utility metering, portable medical monitoring, industrial edge sensor nodes, and secure IoT gateway controllers requiring stable component supply across multi-year production cycles.
Supply support for STM32L4A6AGI6P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive semiconductors since 1987.
The STM32L4 series targets ultra-low-power embedded applications demanding extended battery life, robust security, and rich peripheral integration-specifically engineered for intelligent sensing, wearable health, and energy infrastructure control.
FAQ
What is the maximum operating frequency and corresponding performance metric of the STM32L4A6AGI6P?
The STM32L4A6AGI6P operates at up to 80 MHz with an Arm Cortex-M4 core featuring FPU and ART Accelerator™, achieving 100 DMIPS (Dhrystone 2.1) and 273.55 CoreMark® (3.42 CoreMark/MHz). This performance is sustained with zero wait states from flash memory due to the ART cache, enabling deterministic real-time execution in resource-constrained applications.
Does the STM32L4A6AGI6P support external memory expansion, and if so, what types?
Yes, it supports external memory via two interfaces: the Flexible Static Memory Controller (FSMC) for NOR, PSRAM, SRAM, and NAND memories, and the Dual-flash Quad SPI interface for high-speed serial flash. The FSMC provides parallel bus access with configurable timing, while Quad SPI enables up to 133 MHz data rates using single/dual/quad I/O modes-ideal for XIP code execution or large data logging buffers.
How does the power management architecture enable ultra-low-power operation in battery-powered designs?
The FlexPowerControl architecture delivers industry-leading low-power states: 25 nA in Shutdown (5 wakeup pins), 426 nA in Standby with RTC, and 2.57 µA in Stop 2 mode. Integrated SMPS support reduces run-mode current to 37 µA/MHz at 3.3 V, while Batch Acquisition Mode (BAM) allows peripherals like ADCs to operate autonomously during CPU sleep-enabling sub-µA average system current in duty-cycled sensor applications.
What hardware security features are integrated, and how are they applied in practice?
Integrated security includes AES-128/256 and SHA-256 hardware accelerators, a True Random Number Generator (TRNG), 96-bit unique ID, and proprietary code readout protection (RDP). In practice, these enable fast TLS handshake offload, secure firmware signing/verification, entropy seeding for cryptographic keys, and immutable device identity binding-essential for meeting PSA Certified Level 2 and IEC 62443 requirements in industrial and medical deployments.
STM32L4A6AGI6P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 169-UFBGA
- Series:
- STM32L4
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit Single-Core
- Speed:
- 80MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, IrDA, LINbus, MMC/SD, QSPI, SAI, SPI, SWPMI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, LCD, PWM, WDT, (External SMPS Required)
- Number of I/O:
- 136
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 320K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 24x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32L4A6AGI6P FAQ
1.How can I place an order for STM32L4A6AGI6P through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32L4A6AGI6P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32L4A6AGI6P reliable?
The price and inventory of STM32L4A6AGI6P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32L4A6AGI6P is usually 5 days.
3.What payment methods are accepted for STM32L4A6AGI6P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32L4A6AGI6P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32L4A6AGI6P?
STM32L4A6AGI6P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32L4A6AGI6P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32L4A6AGI6P?
For technical support, including STM32L4A6AGI6P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32L4A6AGI6P requirements.
6.How does Aetrix verify that STM32L4A6AGI6P is sourced from the original manufacturer or authorized distributors?
All STM32L4A6AGI6P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32L4A6AGI6P meets industry standards.
7.What is the process for return or replacement of STM32L4A6AGI6P?
All STM32L4A6AGI6P units undergo pre-shipment inspection (PSI). If there is an issue with STM32L4A6AGI6P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32L4A6AGI6P part is unused and in its original packaging.
Return procedure for STM32L4A6AGI6P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32L4A6AGI6P Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

