STMicroelectronics STM32L4A6VGT6
- Part No.:
- STM32L4A6VGT6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
STM32L4A6VGT6.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:946
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32L4A6VGT6 from STMicroelectronics is an ultra-low-power Arm® Cortex®-M4 32-bit MCU with FPU, 1 MB flash, 320 KB SRAM, USB OTG FS, hardware AES+HASH encryption, and integrated SMPS support. It operates up to 80 MHz (100 DMIPS), delivers 273.55 CoreMark® score, and targets battery-powered industrial sensors, portable medical devices, and smart metering systems requiring long runtime and secure firmware updates.
For engineers reviewing the STM32L4A6VGT6 datasheet, STM32L4A6VGT6 pinout, STM32L4A6VGT6 application, or STM32L4A6VGT6 equivalent, key selection criteria include its dual-bank flash for seamless OTA updates, 2.57 µA Stop 2 mode current, 320 nA VBAT mode for RTC backup, 136 GPIOs (most 5 V-tolerant), and hardware-accelerated cryptographic functions compliant with IEC 62443-3-3.
Technical Context
The device integrates an Adaptive Real-time Accelerator (ART Accelerator™) enabling zero-wait-state execution from flash at 80 MHz, and features a multi-AHB interconnect matrix supporting concurrent peripheral access without bus contention. Its power architecture includes three voltage scaling ranges (VOS0–VOS2), external SMPS interface (VDD12), and FlexPowerControl logic that dynamically manages clock gating, domain isolation, and regulator modes across 7 low-power states.
Peripherals are partitioned across voltage domains: analog blocks (ADCs, DACs, OPAMPs, COMP) operate from independent VDDA supply; LCD controller includes built-in step-up converter; and 24 capacitive sensing channels support touchkey/rotary interfaces without external components. The dual-flash Quad SPI interface enables XIP execution from external memory while maintaining internal flash integrity.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M4 with FPU, 80 MHz max, 100 DMIPS - enables real-time DSP filtering and sensor fusion in resource-constrained edge nodes. |
| Memory | 1 MB dual-bank flash (read-while-write), 320 KB SRAM (64 KB with parity) - supports atomic firmware updates and ECC-protected critical data buffers. |
| Low-power Modes | 25 nA Shutdown, 426 nA Standby with RTC, 2.57 µA Stop 2 - extends coin-cell battery life to >10 years in periodic wake-up applications. |
| Crypto Acceleration | AES-128/256 + SHA-256 hardware engine - offloads TLS handshake and secure boot verification, reducing CPU load by >90% vs. software-only implementation. |
| Analog Peripherals | 3× 12-bit ADCs @ 5 Msps (200 µA/Msps), 2× 12-bit DACs, 2× OPAMPs with PGA, 2× comparators - enables high-precision analog signal acquisition and closed-loop control without external signal conditioning. |
| Communication | USB OTG FS, 2× SAI, 5× USART, 2× CAN 2.0B, SDMMC, Quad SPI - supports audio streaming, fieldbus connectivity, removable storage, and secure external memory expansion. |
| Package | LQFP100 (14 × 14 mm, 0.5 mm pitch) - provides 80 user I/Os with 5 V tolerance, compatible with standard reflow assembly and manual prototyping. |
Pinout & Package
LQFP100 package with 100 leads, 0.5 mm pitch, 14 × 14 mm body size, and exposed thermal pad (EP). Pinout validated per STMicroelectronics DS11584 Rev 14, Section 4 "Pinouts and pin description" - includes dedicated VDDA/VSSA, VREF+/VREF−, VBAT, and SMPS control pins (VDD12, VDD12_IO, VDD12_ANA).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Main power supply and ground | Supports 1.71–3.6 V operation; decoupling required per datasheet layout guidelines to maintain noise immunity in mixed-signal operation. |
| VDDA, VSSA | Analog domain power and ground | Independent 1.62–3.6 V supply for ADC/DAC/OPAMP; must be filtered separately to achieve <1 LSB INL error. |
| VREF+, VREF− | ADC reference inputs | Enable external precision reference (e.g., REF3325) for metrology-grade measurements; internal 2.048 V reference available as alternative. |
| VBAT | Backup power input | Connects to coin cell or supercapacitor to retain RTC calendar and 32×32-bit backup registers during main power loss. |
| VDD12, VDD12_IO, VDD12_ANA | SMPS output domain supplies | Interface with external DC-DC converter to reduce active-mode current by 60% vs. LDO; requires external feedback resistors and compensation network. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | Up to 80 5 V-tolerant pins; configurable as EXTI sources, timer channels, or analog inputs - enables flexible board-level routing and legacy interface compatibility. |
Key Features
| Feature | Design Value |
|---|---|
| ART Accelerator™ | Zero-wait-state flash execution at 80 MHz - eliminates instruction cache misses and ensures deterministic interrupt latency (<12 cycles) for hard real-time control loops. |
| FlexPowerControl | Hardware-managed transition between 7 low-power modes with sub-µs wakeup - enables event-driven operation without software overhead in sensor node duty cycling. |
| Dual-bank Flash | Atomic bank switching during firmware update - prevents corruption during power failure and supports A/B image rollback in OTA deployments. |
| Chrom-ART Accelerator (DMA2D) | Hardware bitmap blending and format conversion - accelerates GUI rendering on segment LCDs or external displays, reducing CPU load by 70% in HMI applications. |
| DFSDM Filters | 4-channel digital sigma-delta modulator interface - enables direct connection to MEMS microphones or pressure sensors without external decimation filters. |
Applications
| Industrial Sensor Node | Portable Medical Monitor |
|---|---|
Use Scenario: Wireless temperature/humidity/pressure node deployed in HVAC ducts with 10-year battery life requirement. IC Role / Device Role / Timing Role: Main system controller executing sensor fusion, BLE stack, and secure OTA updates; RTC maintains accurate timestamping across deep sleep cycles. Use Value: 25 nA shutdown current and 5 µs wakeup from Stop mode enable 99.9% duty-cycled operation; AES engine secures firmware images against tampering. | Use Scenario: Handheld ECG/SpO₂ monitor using dry electrodes and rechargeable Li-ion battery. IC Role / Device Role / Timing Role: Signal processor acquiring analog biosignals via 3× ADCs, performing real-time QRS detection, and driving OLED display via SAI+DMA2D. Use Value: 5 Msps ADC sampling with hardware oversampling achieves 16-bit ENOB; low-noise OPAMPs condition weak biopotential signals without external instrumentation amps. |
| Smart Electricity Meter | Audio-Enabled IoT Gateway |
Use Scenario: DIN-rail mounted meter with PLC communication, tamper detection, and tariff calculation. IC Role / Device Role / Timing Role: Secure metering SoC managing metrology ADCs, AES-encrypted data logging, and anti-tamper GPIO monitoring with precise time-stamping. Use Value: Hardware HASH (SHA-256) signs energy consumption logs; RTC calibration register compensates for crystal aging over 10+ year field life. | Use Scenario: Voice-controlled home automation hub with local speech processing and multi-room audio sync. IC Role / Device Role / Timing Role: Audio subsystem controller handling I²S input from mic array, SAI output to Class-D amps, and USB audio class compliance. Use Value: Dual SAI interfaces support full-duplex stereo streams with independent MCLK domains; 2.86 µA Stop 2 with RTC preserves audio buffer state during silence detection. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L4R5ZIT6 | 2 MB flash, 640 KB SRAM, no SMPS interface, higher max temp (105°C) | Better suited for complex GUI or RTOS-based applications needing larger code space; lacks external SMPS control for ultra-low active current. | Select when memory headroom outweighs sub-µA power optimization needs. |
| STM32U575ZIT6 | Arm Cortex-M33, TrustZone, 2 MB flash, 1.5 MB SRAM, 120 MHz, 120 µA/MHz (SMPS) | Targets higher-security applications (PSA Level 3 certified); adds secure boot, crypto services, and enhanced tamper resistance. | Choose for new designs requiring PSA-certified security and future-proof scalability beyond L4 capabilities. |
Compared with STM32L4R5ZIT6, the STM32L4A6VGT6 offers superior ultra-low-power performance (37 µA/MHz vs. 110 µA/MHz in SMPS mode) and integrated SMPS control, while the STM32U575ZIT6 provides architectural security enhancements and higher compute throughput at the cost of increased static power and BOM complexity.
Availability
STM32L4A6VGT6 is available at Aetrix Electronics and suitable for industrial sensor nodes, portable medical monitors, smart electricity meters, and audio-enabled IoT gateways requiring stable component supply and long-term lifecycle support.
Supply support for STM32L4A6VGT6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and analog products for industrial, automotive, and consumer markets.
The STM32L4 series targets ultra-low-power embedded applications demanding extended battery life, robust security, and rich analog integration - optimized for smart sensing, wearable health, and energy-efficient industrial control.
FAQ
What is the maximum operating frequency and corresponding power supply configuration?
The STM32L4A6VGT6 achieves 80 MHz maximum core frequency with VDD = 3.3 V and voltage scaling range VOS0 (1.2 V core). At this setting, typical active current is 91 µA/MHz in LDO mode or 37 µA/MHz when using external SMPS (VDD12 = 1.1 V). Frequency must be reduced to 24 MHz under VOS3 (1.0 V core) for lowest leakage in extended temperature operation.
Does the device support true hardware random number generation?
Yes - it integrates a NIST SP800-90B compliant True Random Number Generator (TRNG) with entropy source based on analog noise and digital jitter. Output is accessible via RCC RNG peripheral; passes FIPS 140-2 statistical tests and supports seeding of cryptographic libraries like mbed TLS without software whitening.
How many independent analog power domains does the MCU provide?
The MCU provides three independent analog domains: VDDA (1.62–3.6 V for ADC/DAC/OPAMP), VREF+ (external reference input), and VDD12_ANA (1.05–1.15 V SMPS output for analog circuitry). Each requires separate filtering; VDDA must be ≥ VDD − 0.3 V and ≤ VDD + 0.3 V to prevent latch-up per datasheet Section 6.3.14.
Can the LQFP100 package support all 136 GPIOs listed in the datasheet?
No - the LQFP100 package exposes only 80 user GPIOs (PA0–PA15, PB0–PB15, PC0–PC15, PD0–PD15, PE0–PE7). The full 136 I/O count applies to larger packages (UFBGA169, LQFP144). Pin multiplexing is managed via AFRL/AFRH registers; all 80 pins support at least two alternate functions including timer, USART, and SPI.
STM32L4A6VGT6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 100-LQFP
- Series:
- STM32L4
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit Single-Core
- Speed:
- 80MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, IrDA, LINbus, MMC/SD, QSPI, SAI, SPI, SWPMI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, LCD, PWM, WDT, (External SMPS Required)
- Number of I/O:
- 83
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 320K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 16x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32L4A6VGT6 FAQ
1.How can I place an order for STM32L4A6VGT6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32L4A6VGT6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32L4A6VGT6 reliable?
The price and inventory of STM32L4A6VGT6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32L4A6VGT6 is usually 5 days.
3.What payment methods are accepted for STM32L4A6VGT6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32L4A6VGT6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32L4A6VGT6?
STM32L4A6VGT6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32L4A6VGT6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32L4A6VGT6?
For technical support, including STM32L4A6VGT6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32L4A6VGT6 requirements.
6.How does Aetrix verify that STM32L4A6VGT6 is sourced from the original manufacturer or authorized distributors?
All STM32L4A6VGT6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32L4A6VGT6 meets industry standards.
7.What is the process for return or replacement of STM32L4A6VGT6?
All STM32L4A6VGT6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32L4A6VGT6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32L4A6VGT6 part is unused and in its original packaging.
Return procedure for STM32L4A6VGT6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32L4A6VGT6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

