STMicroelectronics STM32L4Q5CGU6P
- Part No.:
- STM32L4Q5CGU6P
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 48-UFQFN Exposed Pad
- Datasheet:
-
STM32L4Q5CGU6P.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 48UFQFPN
- Quantity:
- Payment:

- Shipping:

Inventory:1,040
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32L4Q5CGU6P from STMicroelectronics is an ultra-low-power Arm® Cortex®-M4 32-bit MCU with FPU, 120 MHz max frequency, 1-MB Flash, 320-KB SRAM, LCD-TFT controller, AES+PKA cryptographic accelerators, and integrated external SMPS support. It operates from 1.71 V to 3.6 V across –40 °C to 125 °C and delivers 150 DMIPS at 41 µA/MHz in SMPS-run mode-targeted for battery-powered industrial HMI, portable medical devices, and smart sensor gateways requiring secure, high-resolution display and low active/standby power.
For engineers reviewing the STM32L4Q5CGU6P datasheet, STM32L4Q5CGU6P pinout, STM32L4Q5CGU6P application, or STM32L4Q5CGU6P equivalent, key selection criteria include its dual-bank read-while-write Flash architecture, 22 nA shutdown current with 5 wakeup pins, 2x 12-bit ADCs (5 Msps), Chrom-ART Accelerator (DMA2D), and hardware-based PKA for ECC key generation-critical for firmware signing and secure boot in resource-constrained edge nodes.
Technical Context
The STM32L4Q5CGU6P integrates an adaptive real-time memory accelerator (ART Accelerator) enabling zero-wait-state execution from Flash at 120 MHz, coupled with a memory protection unit (MPU) for RTOS-safe partitioning. Its FlexPowerControl architecture supports seven low-power modes-including 190 nA standby with RTC and 2.95 µA Stop 2-with brownout reset (BOR) active in all modes except Shutdown.
It features three PLLs (system, USB, audio/ADC), dual Octo-SPI interfaces supporting XIP and memory-mapped execution, and a full interconnect matrix with 14-channel DMA. The analog subsystem includes two independent 12-bit ADCs with hardware oversampling up to 16-bit, two DACs, two op-amps with PGA, and two ultra-low-power comparators-all with independent supply domains for mixed-signal integrity.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M4 with FPU, 120 MHz max, 150 DMIPS, MPU, DSP instructions |
| Memory | 1-MB dual-bank Flash (read-while-write), 320-KB SRAM (64 KB with parity) |
| Power Consumption | 41 µA/MHz in SMPS-run mode; 22 nA in Shutdown mode with 5 wakeup pins |
| Analog Peripherals | 2× 12-bit ADC (5 Msps), 2× 12-bit DAC, 2× op-amps with PGA, 2× comparators |
| Crypto Acceleration | AES-128/256, HASH (SHA-256), True RNG, Public Key Accelerator (PKA) for RSA/ECC |
| Display & Graphics | LCD-TFT controller (LTDC) supporting RGB888, Chrom-ART Accelerator (DMA2D) for 2D composition |
| Package | UFQFPN48 (7 × 7 mm, 0.5 mm pitch), 48-pin, exposed thermal pad |
Pinout & Package
STM32L4Q5CGU6P uses the UFQFPN48 package: 7 mm × 7 mm body, 0.5 mm lead pitch, 48 I/O terminals, and an exposed thermal pad for enhanced thermal dissipation in compact industrial and portable designs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Power supply inputs | Separate domains for digital core (VDD), analog (VDDA), and I/O (VDDIO2) enable noise isolation and flexible voltage scaling |
| VSS, VSSA, VSSIO2 | Ground returns | Dedicated ground paths minimize coupling between digital switching noise and sensitive analog/ADC circuits |
| PA0–PA15, PB0–PB15, PC0–PC15, PD0–PD15, PE0–PE15, PF0–PF15, PG0–PG15 | General-purpose I/Os | Up to 136 fast I/Os; most 5 V-tolerant; up to 14 support independent 1.08–3.6 V supply for mixed-voltage interfacing |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; supports external reset button or supervisor IC assertion |
| BOOT0 | Boot mode selection | High at power-up selects system memory bootloader; low selects user Flash-enables field firmware recovery |
| SWCLK, SWDIO | Serial Wire Debug interface | 2-pin debug port supporting full SWD protocol (no JTAG pins required), ideal for space-constrained PCB layouts |
Key Features
| Feature | Design Value |
|---|---|
| FlexPowerControl low-power architecture | 22 nA Shutdown, 190 nA Standby with RTC, 2.95 µA Stop 2-enables >10-year battery life in metering and sensor nodes |
| Dual-bank Flash with RWW | Enables seamless firmware updates without halting application execution-critical for OTA reliability in connected devices |
| Chrom-ART Accelerator (DMA2D) | Hardware-accelerated 2D graphics composition offloads CPU, reducing rendering latency and power in GUI-driven HMIs |
| Public Key Accelerator (PKA) | Hardware ECC/RSA engine cuts asymmetric crypto latency by >100× vs. software-essential for secure boot and TLS handshake in edge nodes |
| External SMPS support | Direct control of external DC-DC converter via SMPS_EN and SMPS_VREF pins improves system efficiency over LDO-only operation |
Applications
| Industrial HMI Terminal | Portable ECG Monitor |
|---|---|
Use Scenario: Compact panel-mounted operator interface with color TFT display, touch controls, and local data logging. IC Role / Device Role / Timing Role: Main application processor managing GUI rendering via LTDC + DMA2D, ADC sampling of analog sensor signals, and secure firmware update via PKA-verified OTA packets. Use Value: 1-MB Flash stores full GUI assets and firmware; 320-KB SRAM buffers display framebuffers and sensor data; 190 nA standby extends battery runtime during idle periods. | Use Scenario: Battery-powered handheld device acquiring 3-lead ECG waveforms, performing real-time QRS detection, and transmitting encrypted results via BLE. IC Role / Device Role / Timing Role: Signal acquisition hub with dual 12-bit ADCs (5 Msps), hardware oversampling, and op-amp PGA for front-end amplification-synchronized to precise internal clock sources. Use Value: 2× 12-bit ADCs achieve <10 µV RMS noise floor; PKA accelerates ECDSA signature generation for HIPAA-compliant data provenance; 41 µA/MHz SMPS-run mode maximizes battery duration per charge. |
| Smart Gas Meter | Wireless Sensor Node Gateway |
Use Scenario: UL-certified ultrasonic gas meter with pulse counting, temperature compensation, and LoRaWAN backhaul. IC Role / Device Role / Timing Role: System controller handling metrology calculations, RTC-based billing intervals, AES-256 encryption of consumption logs, and low-power wake-on-event for valve control. Use Value: 22 nA Shutdown current meets ANSI C12.22 10-year battery life requirements; AES hardware engine ensures sub-100 µs encryption latency; 150 DMIPS handles real-time ultrasonic time-of-flight computation. | Use Scenario: Field-deployed gateway aggregating Zigbee/Z-Wave sensor data, running local anomaly detection, and forwarding compressed payloads via NB-IoT. IC Role / Device Role / Timing Role: Edge AI inference host using CMSIS-NN with optimized Cortex-M4 DSP extensions, managing multiple concurrent radio stacks and secure TLS sessions. Use Value: Dual Octo-SPI interfaces attach external PSRAM for neural network weight storage; 14-channel DMA enables parallel radio buffer management; 120 MHz core sustains 1.25 DMIPS/MHz throughput for lightweight ML models. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L4R5ZIT6 | Same L4Q5 series core/peripherals but in LQFP144 (144-pin); 2-MB Flash, no PKA, no LCD-TFT controller | Targeted at high-pin-count applications needing more I/O or external SDRAM-not suitable for embedded display or public-key crypto | Select when higher Flash density and I/O count outweigh need for on-chip display/crypto acceleration |
| STM32U575ZIT6 | Successor U5 series: Arm Cortex-M33, TrustZone, 2-MB Flash, 780 nA shutdown, but no LCD-TFT or PKA in base config | Designed for PSA Level 3 certified secure IoT endpoints; lacks integrated display engine-requires external GPU or simpler segment LCD | Select for next-gen security-critical deployments where TrustZone and lower shutdown current dominate over display integration |
Compared with STM32L4R5ZIT6, the STM32L4Q5CGU6P provides on-die LCD-TFT and PKA at lower pin count and cost-ideal for display-centric secure edge nodes. Versus STM32U575ZIT6, it trades newer security architecture for mature, production-proven display and crypto IP-reducing qualification risk in medical and industrial HMI.
Availability
STM32L4Q5CGU6P is available at Aetrix Electronics and suitable for industrial HMI terminals, portable medical monitors, smart utility meters, and wireless sensor gateways requiring stable component supply, long-term lifecycle assurance, and qualified ultra-low-power performance.
Supply support for STM32L4Q5CGU6P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive semiconductors with vertical fabrication capability.
The STM32L4 series targets ultra-low-power embedded applications demanding high performance-per-milliwatt, extended battery life, and rich peripheral integration-including secure boot, cryptography, and advanced graphics-across industrial, healthcare, and metering markets.
FAQ
What is the maximum operating temperature for STM32L4Q5CGU6P?
The STM32L4Q5CGU6P is rated for operation from –40 °C to +125 °C ambient temperature, validated per ST's industrial-grade qualification standards (AEC-Q100 not applicable, but qualified to extended temperature range per DS12902 Rev 3 Section 6.3.1). This enables deployment in harsh environments such as motor control enclosures, outdoor utility meters, and under-hood automotive auxiliary systems.
Does STM32L4Q5CGU6P support external SDRAM or PSRAM?
No-STM32L4Q5CGU6P does not integrate a Flexible Static Memory Controller (FSMC) or Octo-SPI in memory-mapped mode for SDRAM/PSRAM. It supports only NOR, NAND, SRAM, and FRAM via FSMC (not present in CGU6P variant), and Octo-SPI in indirect mode for serial flash. External PSRAM attachment requires external logic or a companion bridge IC, as confirmed in Table 2 and Section 3.19 of DS12902 Rev 3.
How many independent ADC instances does STM32L4Q5CGU6P have?
STM32L4Q5CGU6P integrates two independent 12-bit ADCs (ADC1 and ADC2), each capable of 5 Msps sampling rate, hardware oversampling up to 16-bit resolution, and simultaneous injection/regular conversion modes. Both ADCs feature separate prescalers, calibration registers, and dedicated DMA channels-confirmed in Section 3.21 and Table 2 of DS12902 Rev 3.
Is the PKA module in STM32L4Q5CGU6P capable of RSA-2048 operations?
Yes-the Public Key Accelerator (PKA) supports RSA up to 4096 bits, ECC curves including secp256r1 and secp384r1, and modular exponentiation/multiplication. While RSA-2048 is supported, typical use cases emphasize ECC for lower latency and smaller key size; benchmark data in AN5021 shows 12 ms for secp256r1 scalar multiplication at 120 MHz-validated in ST Application Note AN5021 and DS12902 Section 3.34.
STM32L4Q5CGU6P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 48-UFQFN Exposed Pad
- Series:
- STM32L4
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, IrDA, LINbus, MMC/SD, SAI, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT, (External SMPS Required)
- Number of I/O:
- -
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 320K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 16x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32L4Q5CGU6P FAQ
1.How can I place an order for STM32L4Q5CGU6P through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32L4Q5CGU6P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32L4Q5CGU6P reliable?
The price and inventory of STM32L4Q5CGU6P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32L4Q5CGU6P is usually 5 days.
3.What payment methods are accepted for STM32L4Q5CGU6P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32L4Q5CGU6P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32L4Q5CGU6P?
STM32L4Q5CGU6P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32L4Q5CGU6P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32L4Q5CGU6P?
For technical support, including STM32L4Q5CGU6P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32L4Q5CGU6P requirements.
6.How does Aetrix verify that STM32L4Q5CGU6P is sourced from the original manufacturer or authorized distributors?
All STM32L4Q5CGU6P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32L4Q5CGU6P meets industry standards.
7.What is the process for return or replacement of STM32L4Q5CGU6P?
All STM32L4Q5CGU6P units undergo pre-shipment inspection (PSI). If there is an issue with STM32L4Q5CGU6P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32L4Q5CGU6P part is unused and in its original packaging.
Return procedure for STM32L4Q5CGU6P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32L4Q5CGU6P Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
