STMicroelectronics STM32L4Q5QGI6P
- Part No.:
- STM32L4Q5QGI6P
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 132-UFBGA
- Datasheet:
-
STM32L4Q5QGI6P.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 132UFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:1,938
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32L4Q5QGI6P from STMicroelectronics is an ultra-low-power Arm® Cortex®-M4 32-bit MCU with FPU, 120 MHz max frequency, 1-MB Flash, 320-KB SRAM, and integrated LCD-TFT controller, AES+PKA cryptographic accelerators, and external SMPS support - deployed in battery-powered industrial HMI, portable medical monitors, and smart metering gateways requiring long runtime and secure display control.
For engineers reviewing the STM32L4Q5QGI6P datasheet, STM32L4Q5QGI6P pinout, STM32L4Q5QGI6P application, or STM32L4Q5QGI6P equivalent, key selection criteria include verified 22 nA shutdown current, dual-bank read-while-write Flash, hardware parity-checked SRAM, and LQFP100 package compatibility with TFT interface routing and low-power analog peripheral integration.
Technical Context
The STM32L4Q5QGI6P implements FlexPowerControl architecture with five distinct low-power modes: Shutdown (22 nA), Standby (42 nA), Standby+RTC (190 nA), Stop 2+RTC (2.95 µA), and Run mode at 110 µA/MHz (LDO) or 41 µA/MHz (SMPS). Its ART Accelerator enables zero-wait-state execution from Flash at 120 MHz, while the interconnect matrix routes 23 communication peripherals-including USB OTG FS, dual Octo-SPI, CAN 2.0B, and 6x USARTs-across dual AHB buses.
Analog subsystem integration includes two 12-bit ADCs (5 Msps, hardware oversampling up to 16-bit), two 12-bit DACs, two op-amps with PGA, two ultra-low-power comparators, and DFSDM filters. The LTDC controller supports RGB888/TFT panels up to 1024×768, and the Chrom-ART Accelerator (DMA2D) offloads 2D graphics composition from the CPU.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M4 with FPU, 120 MHz max, 150 DMIPS, MPU, DSP instructions |
| Memory | 1-MB dual-bank Flash (read-while-write), 320-KB SRAM (64 KB with hardware parity) |
| Power Consumption | 22 nA in Shutdown mode; 41 µA/MHz in Run mode with external SMPS |
| Crypto Acceleration | AES-128/256, SHA-256 (HASH), Public Key Accelerator (PKA), TRNG |
| Display Interface | LCD-TFT controller (LTDC) supporting RGB888, up to 1024×768; Chrom-ART DMA2D accelerator |
| Analog Peripherals | 2× 12-bit ADC (5 Msps), 2× 12-bit DAC, 2× op-amps with PGA, 2× comparators, DFSDM |
| Package | LQFP100 (14 × 14 mm, 0.5 mm pitch), RoHS-compliant, industrial temperature range (–40 °C to +85 °C) |
Pinout & Package
LQFP100 package: 100-pin quad flat pack with exposed thermal pad, 0.5 mm pitch, 14 × 14 mm body, suitable for high-density PCB layouts with TFT signal integrity and thermal management in extended-temperature applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Power supply inputs | Separate domains for digital core (VDD), analog (VDDA), and I/O bank 2 (VDDIO2) enable precise noise isolation and flexible voltage scaling |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | Up to 136 fast I/Os; most 5 V-tolerant; 14 pins support independent 1.08–3.6 V supply for mixed-voltage interfacing |
| PC0–PC15 (LCD_TFT) | TFT parallel interface signals | Dedicated 24-bit RGB data bus, HSYNC/VSYNC/DE/CLK pins routed for EMI-optimized TFT timing compliance |
| PF0–PF15 (OCTOSPI1) | Octo-SPI memory interface | Configurable 8-line x1/x2/x4/x8 mode for high-bandwidth external PSRAM/NOR flash expansion |
| PD0–PD15 (FSMC) | Flexible Static Memory Controller | Supports SRAM, PSRAM, NOR, NAND, FRAM with programmable timing for legacy memory coexistence |
Key Features
| Feature | Design Value |
|---|---|
| FlexPowerControl low-power modes | Verified 22 nA Shutdown and 190 nA Standby+RTC enable >10-year coin-cell operation in remote sensors |
| ART Accelerator | Zero-wait-state 120 MHz Flash execution eliminates cache misses in deterministic real-time control loops |
| Dual-bank Flash with RWW | Enables seamless firmware updates via background reprogramming without halting application execution |
| Hardware parity on 64 KB SRAM | Prevents silent data corruption in safety-critical buffer storage for medical or industrial logging |
| Integrated PKA + AES + HASH | Accelerates ECDSA signing, AES-GCM encryption, and SHA-256 hashing for secure boot and OTA updates |
Applications
| Industrial HMI Panel | Portable ECG Monitor |
|---|---|
|
Use Scenario: Battery-powered touch-enabled display panel controlling PLC I/O and reporting status via RS-485. IC Role / Device Role / Timing Role: Main application processor managing TFT rendering, capacitive touch sensing, and real-time serial protocol stack. Use Value: LTDC + DMA2D reduces CPU load by >40% during GUI refresh; 320-KB SRAM buffers full-screen frame buffers and touch event queues. |
Use Scenario: Handheld electrocardiogram device acquiring analog leads, performing real-time QRS detection, and displaying waveform on color TFT. IC Role / Device Role / Timing Role: Signal acquisition controller with synchronized ADC sampling, digital filtering, and low-latency display output. Use Value: Dual 12-bit ADCs sample at 5 Msps with hardware oversampling; op-amp PGAs condition microvolt-level ECG signals before digitization. |
| Smart Electricity Meter Gateway | Wireless Sensor Node Hub |
|
Use Scenario: DIN-rail mounted gateway aggregating Modbus RTU data from submeters and transmitting via NB-IoT/LTE-M. IC Role / Device Role / Timing Role: Secure host controller handling encrypted data aggregation, RTC-based billing intervals, and watchdog-monitored communications. Use Value: AES+PKA accelerates TLS handshake and firmware signature verification; RTC with hardware calendar ensures accurate time-of-use tariff calculation. |
Use Scenario: Solar-powered environmental node collecting temperature, humidity, and CO₂ via I²C sensors, then transmitting via LoRaWAN. IC Role / Device Role / Timing Role: Ultra-low-power coordinator managing sensor polling, data fusion, and scheduled RF transmission bursts. Use Value: 22 nA Shutdown and 5 µs wakeup from Stop mode minimize quiescent drain; LPUART maintains reliable UART-to-LoRa bridge during deep sleep cycles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L4R5ZIT6 | Same L4Q5 series core and peripherals but 2-MB Flash, no PKA, UFBGA144 package | Better suited for larger firmware images; lacks public-key acceleration for asymmetric crypto | Select when firmware size exceeds 1 MB and PKA is not required for key exchange or signing |
| STM32L552RET6 | Arm Cortex-M33 with TrustZone, 512 KB Flash, 256 KB SRAM, no LTDC, lower max clock (110 MHz) | Designed for hardware-isolated secure boot and confidential computing, not display-centric use cases | Choose when system-level security certification (PSA Level 2, SESIP) is mandatory over TFT capability |
Compared with STM32L4R5ZIT6, the STM32L4Q5QGI6P offers PKA for efficient ECC key generation and smaller LQFP100 footprint; versus STM32L552RET6, it delivers superior display throughput and analog integration but lacks TrustZone-enforced memory isolation.
Availability
STM32L4Q5QGI6P is available at Aetrix Electronics and suitable for industrial HMI, portable medical devices, smart metering gateways, and wireless sensor hubs requiring stable component supply across multi-year production cycles.
Supply support for STM32L4Q5QGI6P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and automotive semiconductors since 1987.
The STM32L4 series targets ultra-low-power embedded applications demanding rich peripheral integration, cryptographic security, and extended battery life - optimized for industrial, healthcare, and smart infrastructure endpoints.
FAQ
What is the maximum operating frequency and how is it achieved?
The STM32L4Q5QGI6P achieves 120 MHz maximum CPU frequency using its adaptive real-time accelerator (ART Accelerator), which enables zero-wait-state execution from Flash memory. This is validated under conditions of 3.3 V supply, 25 °C ambient, and enabled prefetch buffer and instruction cache - delivering consistent 150 DMIPS performance without external RAM dependency.
Does this MCU support external SDRAM or PSRAM, and which interface is used?
Yes, the STM32L4Q5QGI6P supports external PSRAM and SDRAM via its Flexible Static Memory Controller (FSMC), which provides dedicated address/data bus timing control for asynchronous/synchronous memories. It also supports Octo-SPI interfaces for high-speed serial PSRAM and NOR flash, enabling bandwidth up to 133 MB/s in octal mode.
How does the LCD-TFT controller interface with external displays?
The LTDC controller supports parallel RGB888, RGB666, and YUV formats with programmable pixel clock, HSYNC/VSYNC polarity, and data enable timing. It drives up to 1024×768 resolution at 60 Hz using dedicated D0–D23 pins, and integrates with DMA2D for hardware-accelerated layer blending, alpha blending, and image format conversion without CPU intervention.
What cryptographic functions are hardware-accelerated and how are they accessed?
The STM32L4Q5QGI6P includes dedicated hardware blocks for AES-128/256 encryption/decryption, SHA-256 hashing (HASH), and public-key operations (PKA) including ECC point multiplication and RSA modular exponentiation. These are accessed via memory-mapped registers and supported by STM32CubeL4 HAL drivers, enabling sub-millisecond ECDSA signing and TLS handshake acceleration.
STM32L4Q5QGI6P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 132-UFBGA
- Series:
- STM32L4
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, IrDA, LINbus, MMC/SD, SAI, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT, (External SMPS Required)
- Number of I/O:
- 110
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 320K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 16x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32L4Q5QGI6P FAQ
1.How can I place an order for STM32L4Q5QGI6P through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32L4Q5QGI6P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32L4Q5QGI6P reliable?
The price and inventory of STM32L4Q5QGI6P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32L4Q5QGI6P is usually 5 days.
3.What payment methods are accepted for STM32L4Q5QGI6P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32L4Q5QGI6P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32L4Q5QGI6P?
STM32L4Q5QGI6P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32L4Q5QGI6P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32L4Q5QGI6P?
For technical support, including STM32L4Q5QGI6P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32L4Q5QGI6P requirements.
6.How does Aetrix verify that STM32L4Q5QGI6P is sourced from the original manufacturer or authorized distributors?
All STM32L4Q5QGI6P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32L4Q5QGI6P meets industry standards.
7.What is the process for return or replacement of STM32L4Q5QGI6P?
All STM32L4Q5QGI6P units undergo pre-shipment inspection (PSI). If there is an issue with STM32L4Q5QGI6P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32L4Q5QGI6P part is unused and in its original packaging.
Return procedure for STM32L4Q5QGI6P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32L4Q5QGI6P Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

