STMicroelectronics STM32L4R5QGI6STR
- Part No.:
- STM32L4R5QGI6STR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 132-UFBGA
- Datasheet:
-
STM32L4R5QGI6STR.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 132UFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,802
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32L4R5QGI6STR from STMicroelectronics is an ultra-low-power Arm® Cortex®-M4 32-bit MCU with FPU, 120 MHz max frequency, 2 MB Flash, 640 KB SRAM, and integrated MIPI DSI host controller + LCD-TFT controller. It delivers 150 DMIPS and supports external SMPS for 43 µA/MHz run-mode efficiency. Used in battery-powered industrial HMIs requiring high-resolution graphics and real-time sensor fusion.
For engineers reviewing the STM32L4R5QGI6STR datasheet, STM32L4R5QGI6STR pinout, STM32L4R5QGI6STR application, or STM32L4R5QGI6STR equivalent, key selection criteria include its dual-bank read-while-write Flash, Chrom-ART Accelerator (DMA2D), 24-channel capacitive touch sensing, ULPMark™CP score of 233, and UFBGA132 package with 100 I/Os (most 5 V-tolerant).
Technical Context
The device integrates an adaptive real-time accelerator (ART) enabling zero-wait-state execution from Flash at 120 MHz, and features a multi-AHB interconnect matrix supporting concurrent access to Flash, SRAM, and peripherals. Its power architecture includes three low-power modes-Stop 2 (2.8 µA with RTC), Standby (125 nA), and Shutdown (33 nA)-with brownout reset active in all except shutdown.
Graphics acceleration is handled by the Chrom-ART Accelerator (DMA2D) and Chrom-GRC (GFXMMU), enabling hardware-accelerated 2D composition and up to 20% graphic resource optimization. The MIPI DSI Host supports two lanes at 500 Mbit/s each, directly driving display modules without external bridge ICs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M4 with FPU, 120 MHz max, 150 DMIPS, ART Accelerator for 0-wait-state Flash execution |
| Memory | 2 MB dual-bank Flash (read-while-write), 640 KB SRAM (64 KB with parity), 2× OctoSPI, FSMC for NOR/PSRAM/NAND |
| Power Efficiency | 43 µA/MHz in SMPS-run mode; 2.8 µA Stop 2 with RTC; 33 nA Shutdown mode with 5 wakeup pins |
| Graphics Interface | MIPI DSI Host (2 lanes, 500 Mbit/s each) + LCD-TFT controller (LTDC) + Chrom-ART (DMA2D) + Chrom-GRC (GFXMMU) |
| Analog Peripherals | 12-bit ADC @ 5 Msps (16-bit oversampled), 2× 12-bit DAC, 2× op-amps with PGA, 2× ultra-low-power comparators |
| Connectivity | USB OTG FS, CAN 2.0B, 6× USART, 4× I²C FM+, 3× SPI, 2× SAI, SDMMC, 8–14-bit DCMI camera interface |
| Package & I/O | UFBGA132 (7 × 7 mm), 100 I/Os (most 5 V-tolerant), independent I/O supply down to 1.08 V on 14 pins |
Pinout & Package
STM32L4R5QGI6STR uses the UFBGA132 (7 × 7 mm, 0.5 mm pitch) package with 100 user I/Os, 13 power/ground pins, and dedicated debug (SWD/JTAG), reset, and clock pins. Pin functions support flexible peripheral remapping via alternate function registers AF0–AF15.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Main power and ground | 1.71–3.6 V supply; multiple VDD/VSS pairs ensure low-noise analog/digital separation and robust decoupling |
| VDDA, VSSA | Analog power and ground | Dedicated 1.71–3.6 V analog domain supply; required for ADC/DAC/OPAMP operation with <±1 LSB linearity |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O | 100 total I/Os; most tolerate 5 V input; 14 pins support independent VDDIO2 down to 1.08 V for interfacing with low-voltage peripherals |
| PH0, PH1 | HSE crystal oscillator inputs | Support 4–48 MHz external crystal; essential for USB, audio, and precise timing applications |
| PC13, PC14, PC15 | LSE oscillator & RTC backup | 32.768 kHz crystal connection; enables hardware calendar, alarms, and VBAT-powered RTC in 305 nA mode |
| PD0, PD1 | USART2 TX/RX (default) | Bootloader and debug console interface; configurable as alternate functions including SPI/I²C/USB D+/D− |
| PA11, PA12 | USB OTG_FS DM/DP | Full-speed USB 2.0 physical layer; supports LPM and Battery Charging Detection (BCD) without external transceiver |
| PE2–PE7 | MIPI DSI lane 0 (CLK, DATA0–DATA3) | DSI clock and data lanes for high-speed display interface; requires controlled impedance routing (90 Ω differential) |
| PF10–PF13 | MIPI DSI lane 1 (CLK, DATA0–DATA3) | Second DSI lane enabling dual-lane configuration for higher bandwidth (up to 1 Gbit/s aggregate) |
Key Features
| Feature | Design Value |
|---|---|
| FlexPowerControl architecture | Enables 33 nA shutdown and 2.8 µA Stop 2 with RTC-critical for >10-year battery life in remote sensors and wearables |
| Chrom-ART Accelerator (DMA2D) | Offloads CPU from 2D graphics operations (copy, fill, blend); reduces HMI rendering latency by ≥70% vs software-only |
| Dual-bank Flash with RWW | Allows firmware update over-the-air (OTA) while executing from one bank-no application interruption during field upgrades |
| Capacitive touch sensing (TSC) | 24-channel hardware TSC supports touchkey, linear, and rotary sensors without external IC or firmware overhead |
| External SMPS control interface | Dedicated SMPS enable/control pins allow direct drive of external switching regulators, achieving 43 µA/MHz vs 110 µA/MHz in LDO mode |
Applications
| Industrial HMI Display | Portable Medical Monitor |
|---|---|
Use Scenario: Touch-enabled factory floor operator panel with 7-inch TFT display and real-time process visualization. IC Role / Device Role / Timing Role: Primary application processor managing graphics (LTDC + DSI), capacitive touch (TSC), and sensor data acquisition (ADC, CAN). Use Value: Chrom-ART and dual-lane DSI eliminate external display bridge, reducing BOM cost and PCB area by 35% vs discrete solutions. | Use Scenario: Battery-powered ECG monitor with OLED display, biopotential amplification, and wireless telemetry. IC Role / Device Role / Timing Role: System-on-chip integrating analog front-end (OPAMP, ADC, COMP), low-power display driver (LTDC), and BLE connectivity (via UART + external module). Use Value: 33 nA shutdown and 2.8 µA Stop 2 with RTC extend single-CR2032 battery life to >3 years in standby with periodic wake-up. |
| Smart Energy Meter | Asset Tracking Gateway |
Use Scenario: DIN-rail mounted electricity meter with LCD display, PLC communication, and tamper detection. IC Role / Device Role / Timing Role: Main controller handling metrology calculations (via DFSDM), LCD driving, secure firmware updates (dual-bank Flash), and RTC-based billing cycles. Use Value: Hardware CRC, 96-bit UID, and ROP protect firmware integrity and prevent cloning-meeting IEC 62056 and DLMS/COSEM security requirements. | Use Scenario: GPS-enabled logistics tracker with cellular modem, motion sensing, and environmental monitoring. IC Role / Device Role / Timing Role: Central hub aggregating data from I²C sensors (temp/humidity/accel), managing modem UART, and logging to OctoSPI flash. Use Value: 2× OctoSPI interfaces enable simultaneous code execution and data logging-eliminating wait states during burst sensor capture and LTE transmission. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L4R5VIT6 | LQFP100 package (14 × 14 mm), 89 I/Os, no DSI support, 1 MB Flash | Suitable for non-display applications requiring lower cost and simpler layout; lacks MIPI DSI and Chrom-ART | Select when display interface is unnecessary and PCB space allows larger LQFP; not drop-in compatible due to pinout and feature set |
| STM32U575ZIT6 | Arm Cortex-M33 core, TrustZone, 2.5x higher ULPMark-CP (580), 3 MB Flash, but no MIPI DSI or LTDC | Better for security-critical edge AI inference or secure boot; requires external display controller for TFT | Choose for enhanced security and higher compute density where display is handled externally; incompatible graphics subsystem |
Compared with STM32L4R5QGI6STR, the STM32L4R5VIT6 sacrifices DSI/LTDC for cost and footprint savings, while the STM32U575ZIT6 trades integrated graphics for security and energy efficiency-neither offers pin- or firmware-compatible replacement without hardware and software redesign.
Availability
STM32L4R5QGI6STR is available at Aetrix Electronics and suitable for industrial HMIs, portable medical devices, smart energy meters, and asset tracking gateways requiring stable component supply across multi-year production cycles.
Supply support for STM32L4R5QGI6STR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and analog products for industrial, automotive, and consumer markets.
The STM32L4 series targets ultra-low-power embedded applications demanding rich peripherals, graphics capability, and long battery life-specifically optimized for intelligent displays, portable instrumentation, and energy-conscious IoT endpoints.
FAQ
What is the maximum operating temperature range for STM32L4R5QGI6STR?
The STM32L4R5QGI6STR is rated for operation from –40 °C to +125 °C ambient temperature. This extended industrial grade rating is validated per ST's production test flow and applies to all UFBGA132 variants in the L4R5xx family, enabling deployment in harsh environments such as motor control cabinets and outdoor utility meters.
Does STM32L4R5QGI6STR support hardware encryption?
No, STM32L4R5QGI6STR does not integrate AES, PKA, or TRNG-based cryptographic accelerators. It includes a true random number generator (RNG) and CRC unit, but lacks dedicated crypto engines. For hardware encryption, ST recommends the STM32L5 or STM32U5 series, which feature AES-256, PKA, and secure key storage.
Can the MIPI DSI interface drive a 1080p display?
Yes-the dual-lane MIPI DSI interface supports up to 1 Gbit/s aggregate bandwidth (500 Mbit/s per lane), sufficient for 720p60 or 1080p30 RGB888 output depending on display timing and PHY tuning. Achieving 1080p requires careful PCB layout (controlled impedance, length matching) and validation against the target panel's DSI timing specifications.
Is external memory required for typical HMI applications?
No-on-chip resources are sufficient for most HMI use cases: 2 MB Flash stores firmware + compressed assets; 640 KB SRAM accommodates frame buffers (e.g., 800×480×2 bytes = 768 KB exceeds SRAM, but Chrom-ART DMA2D enables partial buffer rendering). External OctoSPI flash may be added only for large font/image libraries or firmware rollback storage.
STM32L4R5QGI6STR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 132-UFBGA
- Series:
- STM32L4
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, IrDA, LINbus, MMC/SD, SAI, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 110
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 640K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 16x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32L4R5QGI6STR FAQ
1.How can I place an order for STM32L4R5QGI6STR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32L4R5QGI6STR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32L4R5QGI6STR reliable?
The price and inventory of STM32L4R5QGI6STR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32L4R5QGI6STR is usually 5 days.
3.What payment methods are accepted for STM32L4R5QGI6STR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32L4R5QGI6STR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32L4R5QGI6STR?
STM32L4R5QGI6STR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32L4R5QGI6STR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32L4R5QGI6STR?
For technical support, including STM32L4R5QGI6STR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32L4R5QGI6STR requirements.
6.How does Aetrix verify that STM32L4R5QGI6STR is sourced from the original manufacturer or authorized distributors?
All STM32L4R5QGI6STR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32L4R5QGI6STR meets industry standards.
7.What is the process for return or replacement of STM32L4R5QGI6STR?
All STM32L4R5QGI6STR units undergo pre-shipment inspection (PSI). If there is an issue with STM32L4R5QGI6STR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32L4R5QGI6STR part is unused and in its original packaging.
Return procedure for STM32L4R5QGI6STR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32L4R5QGI6STR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

