STMicroelectronics STM32L4R5QGI6TR
- Part No.:
- STM32L4R5QGI6TR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 132-UFBGA
- Datasheet:
-
STM32L4R5QGI6TR.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 132UFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:1,711
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32L4R5QGI6TR from STMicroelectronics is an ultra-low-power Arm® Cortex®-M4 32-bit MCU with FPU, 120 MHz max frequency, 2 MB Flash, 640 KB SRAM, and integrated MIPI DSI host controller + LCD-TFT controller for embedded graphics applications. It supports external SMPS, operates from 1.71–3.6 V, and achieves 43 µA/MHz in SMPS-run mode.
For engineers reviewing the STM32L4R5QGI6TR datasheet, STM32L4R5QGI6TR pinout, STM32L4R5QGI6TR application, or STM32L4R5QGI6TR equivalent, key selection criteria include ultra-low-power operation down to 33 nA (Shutdown), dual-bank read-while-write Flash, hardware-accelerated graphics (Chrom-ART/DMA2D), MIPI DSI support up to 500 Mbit/s per lane, and 136 fast I/Os with 5 V tolerance.
Technical Context
The device integrates an adaptive real-time accelerator (ART) enabling zero-wait-state execution from Flash at 120 MHz, and features a multi-AHB interconnect matrix for concurrent peripheral access. Its power architecture includes three low-power modes (Shutdown, Standby, Stop 2) with sub-µA quiescent currents and 5 µs wakeup latency.
Graphics subsystem includes Chrom-ART Accelerator (DMA2D) for 2D composition and Chrom-GRC (GFXMMU) for memory optimization, plus MIPI DSI Host with two high-speed lanes and LCD-TFT controller supporting RGB, YUV, and serial interfaces - all operating independently of CPU load.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M4 with FPU, 120 MHz max, 150 DMIPS, MPU, DSP instructions |
| Memory | 2 MB dual-bank Flash (read-while-write), 640 KB SRAM (64 KB with parity) |
| Power Efficiency | 43 µA/MHz in SMPS-run mode; 33 nA Shutdown mode with 5 wakeup pins |
| Graphics Interface | MIPI DSI Host (2 lanes @ 500 Mbit/s each) + LCD-TFT controller (up to XGA) |
| Analog Peripherals | 12-bit ADC @ 5 Msps (16-bit oversampling), 2× 12-bit DAC, 2× op-amps, 2× comparators |
| Communication | USB OTG FS, 6× USART, 4× I²C FM+, 3× SPI, CAN 2.0B, SDMMC, 2× SAI, OctoSPI ×2 |
| Package | UFBGA132 (7 × 7 mm, 0.5 mm pitch), 132-pin ball grid array |
Pinout & Package
STM32L4R5QGI6TR uses a UFBGA132 package (7 × 7 mm, 0.5 mm pitch) with 132 solder balls arranged in 12 × 12 grid (excluding corner blanks). Pin functions are defined per STM32L4R5xx datasheet Section 4 (Pinouts and pin description), with dedicated power, ground, clock, reset, debug, analog, and multifunction I/O balls.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Main, analog, and I/O supply rails | Support independent 1.71–3.6 V domains; VDDIO2 enables 1.08–3.6 V I/O flexibility |
| VSS, VSSA | Digital and analog ground returns | Separate analog/digital ground planes required for ADC/DAC accuracy |
| PC13–PC15 | LSE oscillator inputs | Drive 32.768 kHz crystal for RTC calendar and calibration |
| PA13/PA14 | SWD debug interface | Enable serial wire debug without JTAG pins; minimal 2-pin debug footprint |
| PD3/PD4 | MIPI DSI clock/data lanes | High-speed differential pair (DSI_CLK/DSI_D0) supporting 500 Mbit/s per lane |
| PE10–PE15 | LCD-TFT data bus (D0–D15) | 16-bit parallel RGB interface supporting up to XGA resolution at 60 Hz |
Key Features
| Feature | Design Value |
|---|---|
| FlexPowerControl architecture | Enables 33 nA Shutdown mode with 5 configurable wakeup pins and 5 µs wakeup from Stop |
| Chrom-ART Accelerator (DMA2D) | Hardware-accelerated 2D graphics rendering (copy, alpha-blend, color format conversion) offloading CPU |
| Chrom-GRC (GFXMMU) | Graphics memory management unit reducing framebuffer memory footprint by up to 20% |
| External SMPS support | Direct control of external DC-DC converter via SMPS_EN pin, improving system efficiency vs. internal LDO |
| Dual-bank Flash with RWW | Enables firmware updates in background while executing from alternate bank - critical for OTA reliability |
Applications
| Smart Wearable Display | Industrial HMI Panel |
|---|---|
Use Scenario: Compact fitness tracker with color TFT display and capacitive touch interface. IC Role / Device Role / Timing Role: Main application processor managing sensor fusion, BLE connectivity, and MIPI DSI-driven display refresh at 60 Hz. Use Value: Ultra-low-power Stop mode (2.8 µA with RTC) extends battery life; Chrom-ART accelerates UI animations without CPU load. | Use Scenario: Factory-floor operator terminal with 7-inch TFT display, pushbuttons, and RS-485 fieldbus interface. IC Role / Device Role / Timing Role: System-on-chip controller handling display rendering, real-time I/O scanning, and protocol stack execution. Use Value: Dual-bank Flash enables safe firmware updates during operation; 136 5 V-tolerant I/Os simplify interface to legacy industrial sensors and actuators. |
| Medical Patient Monitor | Portable Test Equipment |
Use Scenario: Battery-powered vital signs monitor with OLED or TFT display, ECG front-end, and USB data export. IC Role / Device Role / Timing Role: Central controller acquiring analog signals via 12-bit ADC, processing waveforms, and driving display via LTDC. Use Value: 200 µA/Msps ADC power efficiency minimizes thermal drift; hardware CRC and RNG support secure data logging compliance. | Use Scenario: Handheld multimeter or signal analyzer with color display, rotary encoder, and precision analog measurement front-end. IC Role / Device Role / Timing Role: Mixed-signal SoC performing high-resolution ADC sampling, digital filtering (DFSDM), and real-time waveform rendering. Use Value: DFSDM sigma-delta filters enable >16-bit effective resolution; 420 nA Standby-with-RTC preserves state during idle periods. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L4R5VGT6 | LQFP100 package (100-pin), 1 MB Flash, 320 KB SRAM, no MIPI DSI | Suitable for cost-sensitive non-display applications requiring fewer peripherals | Select when display interface is unnecessary and PCB layout favors LQFP over BGA |
| STM32L4R9ZIJ6 | UFBGA144 package, 2 MB Flash, 640 KB SRAM, adds Chrom-ART + MIPI DSI + LCD-TFT - same core features | Identical functionality but larger package allows more routing margin and thermal dissipation | Select when board space permits larger footprint and enhanced thermal performance is required |
Compared with STM32L4R5QGI6TR, the L4R5VGT6 sacrifices display capability and memory for lower cost and simpler assembly, while the L4R9ZIJ6 retains full feature parity in a larger, thermally robust package - making the QGI6TR optimal for space-constrained, display-intensive designs.
Availability
STM32L4R5QGI6TR is available at Aetrix Electronics and suitable for smart wearables, industrial HMIs, medical monitors, and portable test equipment requiring stable component supply, long-term lifecycle assurance, and ultra-low-power performance.
Supply support for STM32L4R5QGI6TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and analog products for industrial, automotive, and consumer markets.
The STM32L4 series targets ultra-low-power embedded applications demanding rich peripherals, graphics acceleration, and extended battery life - with the L4R5 variant optimized for display-rich, memory-intensive edge devices.
FAQ
What is the maximum operating frequency and associated performance metric?
The STM32L4R5QGI6TR operates at up to 120 MHz using its Arm Cortex-M4 core with FPU. It delivers 150 DMIPS (Dhrystone 2.1) and 409.20 CoreMark® (3.41 CoreMark/MHz), validated with ART Accelerator enabled and zero-wait-state Flash execution.
Does this MCU support external memory expansion, and what interfaces are available?
Yes - it integrates a Flexible Static Memory Controller (FSMC) supporting SRAM, PSRAM, NOR, NAND, and FRAM, plus two independent OctoSPI interfaces for high-speed serial flash or RAM expansion, enabling up to 2 GB addressable external memory space.
How does the MIPI DSI interface differ from standard LVDS or RGB in display applications?
The MIPI DSI interface provides high-speed, low-power, differential signaling (up to 500 Mbit/s per lane) with embedded clock recovery, reducing EMI and PCB layer count versus parallel RGB. It supports command/video modes, packetized data, and automatic error detection - unlike fixed-timing LVDS or RGB interfaces.
What debug and programming interfaces are supported, and are they accessible in all power modes?
It supports Serial Wire Debug (SWD) via PA13/PA14 and JTAG, plus Embedded Trace Macrocell (ETM) for instruction tracing. SWD remains functional in Run, Sleep, and Stop modes but is disabled in Standby and Shutdown - wakeup via EXTI pins restores debug access.
STM32L4R5QGI6TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 132-UFBGA
- Series:
- STM32L4
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, IrDA, LINbus, MMC/SD, SAI, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 110
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 640K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 16x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32L4R5QGI6TR FAQ
1.How can I place an order for STM32L4R5QGI6TR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32L4R5QGI6TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32L4R5QGI6TR reliable?
The price and inventory of STM32L4R5QGI6TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32L4R5QGI6TR is usually 5 days.
3.What payment methods are accepted for STM32L4R5QGI6TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32L4R5QGI6TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32L4R5QGI6TR?
STM32L4R5QGI6TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32L4R5QGI6TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32L4R5QGI6TR?
For technical support, including STM32L4R5QGI6TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32L4R5QGI6TR requirements.
6.How does Aetrix verify that STM32L4R5QGI6TR is sourced from the original manufacturer or authorized distributors?
All STM32L4R5QGI6TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32L4R5QGI6TR meets industry standards.
7.What is the process for return or replacement of STM32L4R5QGI6TR?
All STM32L4R5QGI6TR units undergo pre-shipment inspection (PSI). If there is an issue with STM32L4R5QGI6TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32L4R5QGI6TR part is unused and in its original packaging.
Return procedure for STM32L4R5QGI6TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32L4R5QGI6TR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

