STMicroelectronics STM32L4R5ZGY6TR
- Part No.:
- STM32L4R5ZGY6TR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 144-UFBGA, WLCSP
- Datasheet:
-
STM32L4R5ZGY6TR.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 144WLCSP
- Quantity:
- Payment:

- Shipping:

Inventory:3,393
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32L4R5ZGY6TR from STMicroelectronics is an ultra-low-power Arm® Cortex®-M4 32-bit MCU with FPU, 120 MHz max frequency, 2 MB Flash, 640 KB SRAM, and integrated MIPI DSI host controller + LCD-TFT controller. It supports external SMPS for 43 µA/MHz run-mode efficiency and operates from -40 °C to 125 °C in industrial applications requiring high-resolution graphics and battery longevity.
For engineers reviewing the STM32L4R5ZGY6TR datasheet, STM32L4R5ZGY6TR pinout, STM32L4R5ZGY6TR application, or STM32L4R5ZGY6TR equivalent, key selection criteria include its dual-bank read-while-write Flash architecture, Chrom-ART Accelerator (DMA2D) for hardware-accelerated 2D graphics, 136 fast I/Os (most 5 V-tolerant), and support for up to 24 capacitive sensing channels in touch HMI designs.
Technical Context
This MCU implements an adaptive real-time memory accelerator (ART Accelerator) enabling zero-wait-state execution from Flash at 120 MHz. Its interconnect matrix routes up to 16 peripherals concurrently to multiple AHB/APB buses, supporting simultaneous operation of MIPI DSI, OctoSPI, and SDMMC without arbitration bottlenecks.
The device integrates three PLLs - one for system clock, one for USB/SDMMC, and one for audio SAI - with internal clock recovery (CRS) synchronized to USB SOF. Its low-power architecture includes Batch Acquisition Mode (BAM), Stop 2 mode (2.8 µA with RTC), and VBAT-supplied RTC + 32×32-bit backup registers in 305 nA retention mode.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M4 with FPU, 150 DMIPS @ 120 MHz - enables real-time DSP filtering and motor control loops without external co-processors |
| Flash / SRAM | 2 MB dual-bank Flash (read-while-write), 640 KB SRAM (64 KB with parity) - supports secure firmware updates and robust data logging |
| Power Efficiency | 43 µA/MHz in SMPS-run mode - reduces thermal load and extends battery life in portable medical or handheld displays |
| Graphics Interface | MIPI DSI Host (2 lanes, 500 Mbit/s each) + LCD-TFT controller - drives WVGA+ panels directly without external display bridge ICs |
| Analog Peripherals | 12-bit ADC @ 5 Msps (200 µA/Msps), 2×12-bit DAC, 2×OPAMP, 2×comparator - supports sensor fusion and analog front-end signal conditioning |
| Communication | USB OTG FS, CAN 2.0B, 6×USART, 4×I²C, 3×SPI, 2×SAI, SDMMC - enables multi-protocol connectivity in industrial gateways and smart meters |
| Package | UFBGA144 (10 × 10 mm, 0.5 mm pitch) - provides high I/O density and thermal performance for compact PCB layouts |
Pinout & Package
UFBGA144 package with 144 solder balls in 10 × 10 mm grid, 0.5 mm ball pitch, and standard JEDEC MO-277 footprint. Designed for automated reflow assembly and thermal reliability in extended-temperature environments.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Main, analog, and I/O power supplies | Independent supply domains enable noise isolation between analog conversion and digital logic; VDDIO2 supports 1.08–3.6 V for flexible interface voltage scaling |
| VBAT | Backup power input | Supplies RTC and 32×32-bit backup registers during main power loss - critical for time-stamped event logging |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | 136 total fast I/Os; most 5 V-tolerant - simplifies level-shifting in mixed-voltage systems (e.g., interfacing with legacy 5 V sensors) |
| DSI_D0P/N, DSI_D1P/N, DSI_CLKN/P | MIPI DSI differential lanes | Two high-speed data lanes + clock lane - delivers up to 1 Gbit/s pixel data to display panels with embedded D-PHY physical layer |
| LCD_R0–R7, LCD_G0–G7, LCD_B0–B7 | RGB parallel interface outputs | Supports direct connection to TFT panels when DSI is not used - provides design flexibility for cost-sensitive display implementations |
| PC13, PC14, PC15 | RTC-related pins | PC13 = RTC_OUT, PC14/PC15 = LSE crystal inputs - enables hardware calendar with ±1 ppm accuracy using external 32.768 kHz oscillator |
Key Features
| Feature | Design Value |
|---|---|
| FlexPowerControl architecture | Enables 33 nA shutdown mode with 5 wakeup pins - ideal for energy-harvesting nodes requiring infrequent wakeups |
| Chrom-ART Accelerator (DMA2D) | Hardware-accelerated 2D graphics operations (copy, blend, format conversion) - offloads CPU and reduces frame buffer bandwidth by >40% |
| Chrom-GRC (GFXMMU) | Graphics memory management unit enabling 20% resource optimization - allows dynamic allocation of framebuffer regions across multiple display layers |
| Dual OctoSPI interfaces | Supports XIP (execute-in-place) from external flash or PSRAM - eliminates need for large on-chip SRAM in GUI-intensive applications |
| DFSDM filters | 4× digital filters for sigma-delta modulators - enables high-precision current/voltage sensing in motor drives without external decimation ICs |
Applications
| Industrial HMI Display | Portable Medical Device |
|---|---|
Use Scenario: Touch-enabled operator interface for PLC-controlled machinery with real-time status visualization. IC Role / Device Role / Timing Role: Primary application processor managing GUI rendering via MIPI DSI, capacitive touch sensing, and CAN bus communication with field devices. Use Value: Dual-bank Flash enables seamless firmware updates without interrupting display output; Chrom-ART reduces CPU load to maintain 60 fps refresh under full UI load. | Use Scenario: Battery-powered ECG monitor with color TFT display and wireless telemetry. IC Role / Device Role / Timing Role: System-on-chip handling analog front-end (ADC, OPAMP), display driving, BLE/USB data upload, and ultra-low-power sleep scheduling. Use Value: 305 nA VBAT mode preserves RTC and calibration data for >1 year on coin cell; 43 µA/MHz SMPS efficiency extends runtime per charge cycle. |
| Smart Energy Meter | Automotive Diagnostic Tool |
Use Scenario: DIN-rail mounted meter with LCD display, tamper detection, and PLC/GPRS communication. IC Role / Device Role / Timing Role: Main controller executing metrology algorithms, managing secure firmware updates, and driving segmented LCD or dot-matrix display. Use Value: Hardware CRC and 96-bit unique ID support secure boot and anti-cloning; 125 °C rating ensures reliability in enclosed meter enclosures. | Use Scenario: Handheld OBD-II scanner with color display, CAN diagnostics, and USB-C programming interface. IC Role / Device Role / Timing Role: Real-time CAN protocol stack processor with simultaneous display refresh, button debouncing, and USB CDC virtual COM port. Use Value: CAN 2.0B peripheral handles ISO 15765-2 transport layer natively; 136 I/Os allow direct connection to test buttons, LEDs, and debug headers without glue logic. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power ARM Cortex-M4 MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L4R5VGT6 | LQFP100 package (100-pin), 1 MB Flash, same core/peripherals - lacks second OctoSPI and reduced I/O count (82 vs 136) | Suitable for space-constrained but lower-graphic-demand designs (e.g., basic data loggers) | Select when PCB layout favors QFP and display resolution ≤ QVGA; verify external memory bandwidth suffices without dual OctoSPI |
| STM32L4R9ZIJ6 | UFBGA144 package, 2 MB Flash, adds Chrom-GRC (GFXMMU) and enhanced LTDC - identical pinout and electrical specs | Optimized for higher-layer GUI compositing (e.g., multi-window automotive dashboards) | Choose when advanced graphics memory management is required; software-compatible drop-in replacement for upgraded display subsystems |
Compared with STM32L4R5ZGY6TR, the STM32L4R5VGT6 trades I/O count and memory bandwidth for simpler packaging, while the STM32L4R9ZIJ6 extends graphics capability without changing footprint - both retain identical low-power modes and peripheral sets for migration flexibility.
Availability
STM32L4R5ZGY6TR is available at Aetrix Electronics and suitable for industrial HMI, portable medical devices, smart energy meters, and automotive diagnostic tools requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for STM32L4R5ZGY6TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in microcontrollers, power management, sensors, and automotive ICs with vertical manufacturing and broad IP portfolio.
The STM32L4 series targets ultra-low-power embedded applications demanding rich peripherals, graphics acceleration, and robust security - designed specifically for battery-operated and thermally constrained industrial and medical edge devices.
FAQ
What is the maximum operating temperature for STM32L4R5ZGY6TR?
The STM32L4R5ZGY6TR is rated for operation from –40 °C to +125 °C ambient temperature, validated per ST's industrial qualification standards. This extended range is enabled by its optimized power delivery architecture and thermal-aware silicon design, making it suitable for deployment in sealed enclosures or under-hood automotive auxiliary modules where passive cooling dominates.
Does STM32L4R5ZGY6TR support external memory interfaces beyond OctoSPI?
Yes - it integrates a Flexible Static Memory Controller (FSMC) supporting SRAM, PSRAM, NOR, NAND, and FRAM with address/data multiplexing. Unlike OctoSPI (optimized for high-speed serial flash), FSMC provides parallel bus timing for legacy memory types and enables direct CPU access without DMA overhead, useful for real-time waveform capture buffers or legacy display controllers.
How does the Chrom-ART Accelerator reduce CPU load in GUI applications?
The Chrom-ART Accelerator (DMA2D) executes 2D graphics operations - including memory-to-memory copy, pixel format conversion (RGB565 ↔ ARGB8888), and alpha blending - autonomously via dedicated hardware. This offloads the Cortex-M4 core, reducing active CPU time by up to 70% during screen redraws and enabling consistent 60 fps refresh even with complex layered UIs running from internal SRAM.
Can STM32L4R5ZGY6TR operate without an external crystal?
Yes - it includes multiple internal oscillators: a 16 MHz RC (±1%), a low-power 32 kHz RC (±5%), and a multispeed 100 kHz–48 MHz oscillator auto-trimmed by the LSE crystal to better than ±0.25%. These allow full functionality (including USB and RTC) without external crystals, though LSE is required for highest RTC accuracy (±1 ppm) and CRS-based USB clock recovery.
STM32L4R5ZGY6TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 144-UFBGA, WLCSP
- Series:
- STM32L4
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, IrDA, LINbus, MMC/SD, SAI, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 115
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 640K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 16x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32L4R5ZGY6TR FAQ
1.How can I place an order for STM32L4R5ZGY6TR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32L4R5ZGY6TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32L4R5ZGY6TR reliable?
The price and inventory of STM32L4R5ZGY6TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32L4R5ZGY6TR is usually 5 days.
3.What payment methods are accepted for STM32L4R5ZGY6TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32L4R5ZGY6TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32L4R5ZGY6TR?
STM32L4R5ZGY6TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32L4R5ZGY6TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32L4R5ZGY6TR?
For technical support, including STM32L4R5ZGY6TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32L4R5ZGY6TR requirements.
6.How does Aetrix verify that STM32L4R5ZGY6TR is sourced from the original manufacturer or authorized distributors?
All STM32L4R5ZGY6TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32L4R5ZGY6TR meets industry standards.
7.What is the process for return or replacement of STM32L4R5ZGY6TR?
All STM32L4R5ZGY6TR units undergo pre-shipment inspection (PSI). If there is an issue with STM32L4R5ZGY6TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32L4R5ZGY6TR part is unused and in its original packaging.
Return procedure for STM32L4R5ZGY6TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32L4R5ZGY6TR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

