STMicroelectronics STM32L4R5ZIT6P
- Part No.:
- STM32L4R5ZIT6P
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
STM32L4R5ZIT6P.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,592
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32L4R5ZIT6P from STMicroelectronics is an ultra-low-power Arm® Cortex®-M4 32-bit MCU with FPU, 120 MHz max frequency, 2 MB Flash, 640 KB SRAM, and integrated MIPI DSI host controller + LCD-TFT controller for embedded graphics applications. It supports external SMPS, operates from 1.71–3.6 V, and delivers 43 µA/MHz in SMPS-run mode.
For engineers reviewing the STM32L4R5ZIT6P datasheet, STM32L4R5ZIT6P pinout, STM32L4R5ZIT6P application, or STM32L4R5ZIT6P equivalent, key selection criteria include ultra-low-power operation down to 33 nA (Shutdown), dual-bank read-while-write Flash, hardware-accelerated graphics (Chrom-ART/DMA2D), MIPI DSI interface for high-resolution displays, and integrated analog peripherals including dual 12-bit DACs and two op-amps.
Technical Context
The STM32L4R5ZIT6P integrates an adaptive real-time accelerator (ART Accelerator) enabling zero-wait-state execution from Flash at 120 MHz, and features a multi-AHB interconnect matrix for concurrent peripheral access without bus contention. Its power architecture includes three low-power modes-Shutdown (33 nA), Standby (125 nA), and Stop 2 with RTC (2.8 µA)-all supported by brownout reset and flexible voltage scaling.
Graphics subsystem comprises MIPI DSI Host (dual lanes, 500 Mbit/s each), Chrom-ART Accelerator (DMA2D) for 2D composition, and Chrom-GRC (GFXMMU) for memory optimization. Analog integration includes a 12-bit 5 Msps ADC with hardware oversampling up to 16-bit, two 12-bit DACs, two rail-to-rail op-amps with programmable gain, and two ultra-low-power comparators-all with independent supply domains.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M4 with FPU, 120 MHz max, 150 DMIPS, ART Accelerator for zero-wait-state Flash execution |
| Memory | 2 MB dual-bank Flash (read-while-write), 640 KB SRAM (64 KB with parity), 2× OctoSPI, FSMC for NOR/PSRAM/NAND |
| Power Consumption | 43 µA/MHz in SMPS-run mode; 33 nA in Shutdown; 2.8 µA in Stop 2 with RTC |
| Graphics Interface | MIPI DSI Host (2 lanes, 500 Mbit/s/lane), LCD-TFT controller (LTDC), Chrom-ART (DMA2D), Chrom-GRC (GFXMMU) |
| Analog Peripherals | 12-bit 5 Msps ADC (16-bit w/ oversampling), 2× 12-bit DAC, 2× op-amps w/ PGA, 2× ultra-low-power comparators |
| Communication | USB OTG FS, 6× USART, 4× I²C FM+, 3× SPI, 2× SAI, CAN 2.0B, SDMMC, 2× OctoSPI |
| Timers & Control | 16× timers (2× advanced motor-control, 2× 32-bit GP, 5× 16-bit GP, 2× LP, 2× watchdog), SysTick |
Pinout & Package
STM32L4R5ZIT6P is housed in a 144-pin LQFP package (20 × 20 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions support full peripheral multiplexing, including dedicated MIPI DSI differential pairs (DSI_CLKP/N, DSI_DAT0P/N, DSI_DAT1P/N), LTDC RGB interface, OctoSPI signals, and dual VDDIO2 domains for 1.08–3.6 V I/O flexibility.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Main power/ground | Core & analog supply (1.71–3.6 V); decoupling required per datasheet layout guidelines |
| VDDIO2 | I/O domain supply | Independent 1.08–3.6 V supply for up to 14 I/Os, enabling mixed-voltage interfacing |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O | 136 fast I/Os; most 5 V-tolerant; support 16 alternate functions including DSI, LTDC, OctoSPI |
| DSI_CLKP/N, DSI_DAT0P/N, DSI_DAT1P/N | MIPI DSI differential lanes | Dedicated high-speed differential pairs for display interface; require controlled impedance routing |
| LTDC_R0–R7, G0–G7, B0–B7, HSYNC/VSYNC/DE | LCD-TFT parallel interface | 24-bit RGB output with timing control; supports up to WXGA resolution |
| OSPI1_NCS, OSPI1_IO0–3, OSPI1_CLK, OSPI1_DQS | OctoSPI interface | High-speed serial flash interface supporting x8/x4/x1 modes; enables fast code/data fetch from external memory |
Key Features
| Feature | Design Value |
|---|---|
| FlexPowerControl architecture | Enables 33 nA Shutdown and 2.8 µA Stop 2 with RTC-critical for battery-powered portable devices |
| Chrom-ART Accelerator (DMA2D) | Offloads CPU for 2D graphics operations (copy, fill, blend), reducing firmware overhead in GUI applications |
| MIPI DSI Host + LTDC | Direct connection to high-resolution DSI displays (e.g., 720p) without external bridge ICs, simplifying BOM and layout |
| Dual-bank Flash with RWW | Allows seamless firmware updates (one bank active while other is reprogrammed), eliminating system downtime |
| Independent analog supply domains | Isolates noise-sensitive ADC/DAC/OPAMP circuits from digital switching noise, improving measurement accuracy |
Applications
| Smart Medical Wearables | Industrial HMI Panels |
|---|---|
Use Scenario: Compact wearable ECG monitor with color TFT display and Bluetooth connectivity. IC Role / Device Role / Timing Role: Main application processor managing sensor acquisition (ADC), real-time signal processing (Cortex-M4+FPU), and MIPI DSI-driven display rendering. Use Value: Ultra-low-power modes extend battery life beyond 7 days on coin cell; Chrom-ART accelerates waveform overlay rendering without CPU load. | Use Scenario: Panel-mounted operator interface for factory automation with resistive/capacitive touch and local data logging. IC Role / Device Role / Timing Role: Central controller handling touch sensing (TSC), display output (LTDC+DSI), serial comms (CAN/USART), and secure firmware updates (dual-bank Flash). Use Value: Integrated op-amps condition analog sensor inputs; dual OctoSPI interfaces enable fast boot from external flash and data storage. |
| Portable Test Equipment | Energy-Efficient Smart Home Gateways |
Use Scenario: Handheld multimeter with graphical waveform display, USB-C host, and rechargeable Li-ion battery. IC Role / Device Role / Timing Role: System-on-chip managing precision ADC sampling, real-time FFT computation, MIPI DSI display refresh, and USB OTG data export. Use Value: 12-bit DACs generate calibration reference signals; 5 Msps ADC captures transient events; SMPS-mode efficiency extends runtime by >35% vs. LDO. | Use Scenario: Zigbee/Z-Wave gateway with LCD status display, secure OTA updates, and environmental sensor fusion. IC Role / Device Role / Timing Role: Secure application host running RTOS, managing crypto (RNG + CRC), display (LTDC), wireless coexistence (multiple UARTs/SPI), and low-power scheduling. Use Value: 96-bit unique ID and true RNG support secure device provisioning; 305 nA VBAT mode preserves RTC and backup registers during main power loss. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L4R5VIT6 | LQFP100 package (100 pins); reduced I/O count (82 vs. 136), no MIPI DSI, single OctoSPI, no LTDC | Suitable for cost-sensitive, non-graphic applications requiring lower pin count and smaller footprint | Select when display interface and high I/O count are unnecessary; saves PCB area and BOM cost |
| STM32L4R9ZIJ6 | Same LQFP144 package but with higher temperature grade (–40 to +125 °C vs. +85 °C) and enhanced security (AES-256, PKA) | Required for extended-temperature industrial or automotive-adjacent deployments with cryptographic requirements | Choose when operating above 85 °C or when hardware-accelerated crypto is mandatory for firmware integrity |
Compared with STM32L4R5VIT6, the STM32L4R5ZIT6P adds MIPI DSI, LTDC, dual OctoSPI, and 52 extra I/Os-justifying its use in rich-display systems. Versus STM32L4R9ZIJ6, it trades extended temp and crypto acceleration for lower cost and identical core/peripheral capability at commercial temperature.
Availability
STM32L4R5ZIT6P is available at Aetrix Electronics and suitable for smart medical wearables, industrial HMI panels, portable test equipment, and energy-efficient smart home gateways requiring stable component supply across long-lifecycle designs.
Supply support for STM32L4R5ZIT6P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog products for industrial, automotive, and consumer markets.
The STM32L4 series targets ultra-low-power embedded applications demanding high performance-per-milliwatt, featuring advanced power gating, multiple low-power modes, and integrated peripherals optimized for battery-operated and energy-conscious systems.
FAQ
What is the maximum operating frequency and associated performance metric of the STM32L4R5ZIT6P?
The STM32L4R5ZIT6P runs at up to 120 MHz using its Arm Cortex-M4 core with FPU. Its performance is quantified at 150 DMIPS (Dhrystone 2.1) and 409.20 CoreMark® (3.41 CoreMark/MHz). The ART Accelerator ensures zero-wait-state execution from Flash memory, maintaining deterministic timing critical for real-time control loops and audio processing.
Does the STM32L4R5ZIT6P support external memory expansion, and if so, what types?
Yes, it supports external memory via two independent interfaces: the Flexible Static Memory Controller (FSMC) for parallel memories (SRAM, PSRAM, NOR, NAND, FRAM) and two OctoSPI controllers for high-speed serial flash (x1/x4/x8 modes). This enables boot-from-external-flash, large data buffers, and expandable code space-essential for GUI-rich or data-logging applications.
How does the STM32L4R5ZIT6P manage ultra-low-power operation in battery-backed applications?
It provides multiple ultra-low-power states: 305 nA VBAT mode powers only RTC and 32×32-bit backup registers; 33 nA Shutdown mode retains register state with five wakeup pins; and 420 nA Standby with RTC allows calendar-based wakeups. All modes retain SRAM content when VDD is removed, and VBAT pin supports coin-cell backup without external circuitry.
What display interfaces does the STM32L4R5ZIT6P integrate, and what resolutions are supported?
It integrates both MIPI DSI Host (dual lanes, 500 Mbit/s each) and parallel LCD-TFT controller (LTDC) with 24-bit RGB output. With Chrom-ART Accelerator and Chrom-GRC, it drives displays up to WXGA (1366×768) via LTDC or 720p (1280×720) via DSI. The dual-interface capability allows direct connection to either parallel or DSI displays without external bridge chips.
STM32L4R5ZIT6P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 144-LQFP
- Series:
- STM32L4
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, IrDA, LINbus, MMC/SD, SAI, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT, (External SMPS Required)
- Number of I/O:
- 115
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 640K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 16x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32L4R5ZIT6P FAQ
1.How can I place an order for STM32L4R5ZIT6P through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32L4R5ZIT6P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32L4R5ZIT6P reliable?
The price and inventory of STM32L4R5ZIT6P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32L4R5ZIT6P is usually 5 days.
3.What payment methods are accepted for STM32L4R5ZIT6P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32L4R5ZIT6P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32L4R5ZIT6P?
STM32L4R5ZIT6P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32L4R5ZIT6P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32L4R5ZIT6P?
For technical support, including STM32L4R5ZIT6P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32L4R5ZIT6P requirements.
6.How does Aetrix verify that STM32L4R5ZIT6P is sourced from the original manufacturer or authorized distributors?
All STM32L4R5ZIT6P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32L4R5ZIT6P meets industry standards.
7.What is the process for return or replacement of STM32L4R5ZIT6P?
All STM32L4R5ZIT6P units undergo pre-shipment inspection (PSI). If there is an issue with STM32L4R5ZIT6P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32L4R5ZIT6P part is unused and in its original packaging.
Return procedure for STM32L4R5ZIT6P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32L4R5ZIT6P Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

