STMicroelectronics STM32L4S5AII6
- Part No.:
- STM32L4S5AII6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 169-UFBGA
- Datasheet:
-
STM32L4S5AII6.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 169UFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:1,204
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32L4S5AII6 from STMicroelectronics is an ultra-low-power Arm® Cortex®-M4 32-bit MCU with FPU, 120 MHz max frequency, 2 MB Flash, 640 KB SRAM, and integrated MIPI DSI Host + LCD-TFT controller for embedded graphical displays. It delivers 150 DMIPS, supports -40 °C to 125 °C operation, and achieves 420 nA Standby with RTC - enabling battery-powered HMI, portable medical devices, and industrial edge nodes requiring high-resolution display and cryptographic security (AES-256/HASH).
For engineers reviewing the STM32L4S5AII6 datasheet, STM32L4S5AII6 pinout, STM32L4S5AII6 application, or STM32L4S5AII6 equivalent, key selection criteria include its dual-bank read-while-write Flash architecture, hardware-accelerated graphics (Chrom-ART/DMA2D), low-power capacitive touch sensing (24 channels), and integrated MIPI D-PHY compliant DSI interface capable of 500 Mbit/s per lane.
Technical Context
This MCU integrates an adaptive real-time accelerator (ART) enabling zero-wait-state execution from Flash at 120 MHz, alongside a multi-AHB interconnect matrix that decouples CPU, DMA, and peripheral bus traffic to sustain deterministic performance under mixed workloads. Its FlexPowerControl architecture implements seven low-power modes - including Shutdown (33 nA), Stop 2 with RTC (2.8 μA), and VBAT mode (305 nA) - managed via dedicated power control registers and hardware event routing.
The device features three independent PLLs (system, USB/audio, ADC), dual Octo-SPI interfaces supporting XIP and memory-mapped execution, and a full suite of security peripherals: true RNG, 96-bit unique ID, firewall, and hardware AES-256/HASH accelerators. Analog subsystem includes two 12-bit DACs, two op-amps with PGA, and a 12-bit 5 Msps ADC with hardware oversampling up to 16-bit resolution.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M4 with FPU, 120 MHz max, 150 DMIPS - enables real-time DSP and control algorithms without external co-processors. |
| Memory | 2 MB dual-bank Flash (read-while-write), 640 KB SRAM (64 KB with parity) - supports secure firmware updates and robust data integrity in field-deployed systems. |
| Low-power Modes | 33 nA Shutdown, 420 nA Standby with RTC, 2.8 μA Stop 2 with RTC - extends battery life in always-on sensor hubs and wearable displays. |
| Graphics Interface | MIPI DSI Host (2 lanes, 500 Mbit/s each) + LCD-TFT controller + Chrom-ART Accelerator (DMA2D) - drives high-resolution color TFT panels without CPU load. |
| Crypto Engine | AES-128/256 + SHA-256 hardware accelerator - offloads encryption/authentication for secure OTA updates and trusted boot in IoT endpoints. |
| Analog Peripherals | 12-bit 5 Msps ADC (16-bit w/ oversampling), 2× DAC, 2× op-amps w/ PGA, 2× comparators - enables precision sensor signal conditioning and closed-loop control. |
| Package | UFBGA132 (7 × 7 mm, 0.4 mm pitch) - compact footprint suitable for space-constrained portable HMI and medical handhelds. |
Pinout & Package
STM32L4S5AII6 is housed in a 132-pin Ultra-Fine Pitch Ball Grid Array (UFBGA132) package with 0.4 mm ball pitch and 7 mm × 7 mm body size. The package supports thermal dissipation up to 125 °C ambient and is qualified for industrial applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Power supply inputs | Separate domains for digital core (1.71–3.6 V), analog (1.62–3.6 V), and I/O (1.08–3.6 V) - enable mixed-voltage system integration and noise isolation. |
| PA0–PA15, PB0–PB15, etc. (136 total) | General-purpose I/Os | Up to 136 fast GPIOs; most 5 V-tolerant, 14 with independent VDDIO2 down to 1.08 V - support legacy interfaces and low-voltage peripherals simultaneously. |
| PH3 (DSI_CLK), PH4–PH7 (DSI_D0–DSI_D3) | MIPI DSI physical layer | Dedicated D-PHY-compliant pins for clock and data lanes - eliminate need for external level shifters or bridge ICs in DSI display designs. |
| PF10–PF15, PG0–PG15 (LTDC signals) | LCD-TFT controller outputs | RGB888, HSYNC/VSYNC, DE, CLK - directly drive parallel RGB displays up to XGA resolution without external timing controllers. |
| PC13–PC15 | RTC-related functions | LSE oscillator input/output and RTC_ALARM - enable hardware calendar and tamper-detection in battery-backed real-time applications. |
Key Features
| Feature | Design Value |
|---|---|
| FlexPowerControl architecture | Seven configurable low-power modes with sub-μA retention - reduces energy per operation in intermittent-sensing applications like smart meters. |
| Chrom-ART Accelerator (DMA2D) | Hardware bitmap blending, format conversion, and layer composition - cuts CPU load by >70% in GUI rendering tasks on embedded displays. |
| Capacitive touch sensing (TSC) | 24-channel hardware-accelerated touchkey/linear/rotary support - enables robust, low-power touch interfaces without external touch controllers. |
| Dual Octo-SPI interfaces | Supports XIP, memory-mapped execution, and daisy-chain configuration - simplifies external flash expansion for code/data storage beyond internal Flash limits. |
| Firewall & memory protection unit (MPU) | Runtime enforcement of code/data access permissions - prevents unauthorized memory access in certified safety-critical firmware stacks. |
Applications
| Industrial HMI Panel | Portable Medical Monitor |
|---|---|
Use Scenario: Wall-mounted factory control panel with 4.3" TFT display, capacitive buttons, and CAN bus connectivity to PLCs. IC Role / Device Role / Timing Role: Main application processor handling GUI rendering via LTDC+DSI, real-time CAN messaging, and local sensor data acquisition. Use Value: Integrated DSI + Chrom-ART eliminates external display controller; 125 °C rating ensures reliability in hot industrial enclosures. |
Use Scenario: Battery-powered ECG monitor with color OLED display, biopotential amplification, and Bluetooth LE host interface. IC Role / Device Role / Timing Role: System-on-chip managing analog front-end (op-amps, ADC), display output, secure BLE packet encryption, and ultra-low-power sleep scheduling. Use Value: 33 nA Shutdown mode extends single-cell Li-ion battery life to >2 years in standby; AES engine secures patient data before transmission. |
| Smart Energy Meter | IoT Gateway Edge Node |
Use Scenario: DIN-rail mounted electricity meter with LCD segment display, optical port, and NB-IoT modem interface. IC Role / Device Role / Timing Role: Secure metering controller executing metrology algorithms, managing tamper detection (RTC+VBAT), and hosting secure bootloader. Use Value: Hardware CRC, 96-bit UID, and firewall enforce firmware authenticity; 420 nA Standby with RTC maintains timekeeping during mains outage. |
Use Scenario: Wireless gateway aggregating Zigbee/Z-Wave sensors, running local AI inference, and displaying status on e-ink screen. IC Role / Device Role / Timing Role: Edge AI host with Octo-SPI-connected PSRAM for model weights, DMA2D-assisted UI refresh, and dual SPI for radio co-processors. Use Value: Dual-bank Flash enables seamless OTA updates without service interruption; ART Accelerator sustains 120 MHz inference throughput from Flash. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L4R9AII6 | Same package and pinout; adds 1 MB additional SRAM (1.15 MB total), no LCD-TFT controller, higher max temp (125 °C only) | Better suited for SRAM-intensive applications (e.g., large buffer audio processing) but lacks integrated display interface | Select when display output is handled externally and extra RAM is prioritized over integrated graphics. |
| STM32U575ZIT6 | Arm Cortex-M33 core, TrustZone, 2.5x lower active power (42 μA/MHz), no MIPI DSI, different pinout (LQFP176) | Targeted at security-first applications (PSA Level 3 certified); requires redesign for display interface and layout | Choose for new designs demanding PSA-certified secure boot and side-channel resistance, accepting display interface redesign. |
Compared with STM32L4S5AII6, STM32L4R9AII6 trades display capability for more SRAM in identical packaging, while STM32U575ZIT6 offers superior security and efficiency at the cost of display integration and pin compatibility - making STM32L4S5AII6 optimal for cost-sensitive, display-centric ultra-low-power HMI where legacy design reuse matters.
Availability
STM32L4S5AII6 is available at Aetrix Electronics and suitable for industrial HMI panels, portable medical monitors, smart energy meters, and IoT edge gateways requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for STM32L4S5AII6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog products for industrial, automotive, and consumer markets.
The STM32L4 series targets ultra-low-power embedded applications demanding rich peripherals, advanced graphics, and cryptographic security - optimized for battery-operated and thermally constrained environments where energy per instruction is critical.
FAQ
What is the maximum operating temperature for STM32L4S5AII6?
The STM32L4S5AII6 is rated for operation from -40 °C to +125 °C ambient temperature, validated per industrial-grade specifications in the DS12024 Rev 4 datasheet. This rating applies to all operating modes including Run, Stop, and Standby, and is supported by thermal characterization data in Section 7.7 of the datasheet.
Does STM32L4S5AII6 support hardware-accelerated graphics rendering?
Yes - it integrates the Chrom-ART Accelerator (DMA2D) for hardware bitmap blending, format conversion, and layer composition, plus Chrom-GRC (GFXMMU) for up to 20% graphic resource optimization. These accelerators operate independently of the CPU and are controlled via dedicated registers mapped in the AHB bus matrix.
Can STM32L4S5AII6 drive a MIPI DSI display directly?
Yes - it includes a fully compliant MIPI DSI Host controller with two D-PHY lanes capable of 500 Mbit/s each, and dedicated pins (PH3–PH7) routed for DSI_CLK and DSI_D0–D3. No external PHY or bridge IC is required for standard DSI display interfacing.
What debug interfaces are supported on STM32L4S5AII6?
The device supports Serial Wire Debug (SWD) and JTAG via dedicated SWCLK, SWDIO, and TMS/TCK pins, along with Embedded Trace Macrocell (ETM) for instruction-level tracing. Debug access remains functional across all low-power modes except Shutdown, and is enabled by default after reset.
STM32L4S5AII6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 169-UFBGA
- Series:
- STM32L4
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, IrDA, LINbus, MMC/SD, SAI, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 140
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 640K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 16x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32L4S5AII6 FAQ
1.How can I place an order for STM32L4S5AII6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32L4S5AII6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32L4S5AII6 reliable?
The price and inventory of STM32L4S5AII6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32L4S5AII6 is usually 5 days.
3.What payment methods are accepted for STM32L4S5AII6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32L4S5AII6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32L4S5AII6?
STM32L4S5AII6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32L4S5AII6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32L4S5AII6?
For technical support, including STM32L4S5AII6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32L4S5AII6 requirements.
6.How does Aetrix verify that STM32L4S5AII6 is sourced from the original manufacturer or authorized distributors?
All STM32L4S5AII6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32L4S5AII6 meets industry standards.
7.What is the process for return or replacement of STM32L4S5AII6?
All STM32L4S5AII6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32L4S5AII6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32L4S5AII6 part is unused and in its original packaging.
Return procedure for STM32L4S5AII6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32L4S5AII6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

