STMicroelectronics STM32L4S5QII3P
- Part No.:
- STM32L4S5QII3P
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 132-UFBGA
- Datasheet:
-
STM32L4S5QII3P.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 132UFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:3,073
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32L4S5QII3P from STMicroelectronics is an ultra-low-power Arm® Cortex®-M4 32-bit MCU with FPU, 120 MHz max frequency, 2 MB Flash, 640 KB SRAM, and integrated MIPI DSI host controller + LCD-TFT controller for embedded graphics applications. It delivers 150 DMIPS, supports -40 °C to 125 °C operation, and achieves 420 nA Stop 2 mode with RTC.
For engineers reviewing the STM32L4S5QII3P datasheet, STM32L4S5QII3P pinout, STM32L4S5QII3P application, or STM32L4S5QII3P equivalent, key selection criteria include ultra-low-power runtime (110 µA/MHz), dual-bank read-while-write Flash, hardware-accelerated graphics (Chrom-ART/DMA2D), AES+HASH crypto engine, and 136 fast I/Os with 5 V tolerance - critical for battery-powered HMI, portable medical displays, and industrial edge nodes requiring secure, high-resolution UI rendering.
Technical Context
The STM32L4S5QII3P integrates an adaptive real-time accelerator (ART) enabling zero-wait-state execution from Flash at 120 MHz, alongside a dedicated interconnect matrix that decouples CPU, DMA, and peripheral bus traffic to sustain throughput under mixed workloads. Its FlexPowerControl architecture implements seven low-power modes - including 33 nA Shutdown and 420 nA Stop 2 - managed via hardware-controlled voltage scaling and clock gating.
Graphics subsystem includes MIPI DSI Host (dual-lane, 500 Mbit/s/lane), Chrom-GRC (GFXMMU) for 20% memory bandwidth optimization, and LTDC supporting RGB888, RGB666, and YUV formats. Analog integration features two 12-bit DACs, two op-amps with PGA, and a 12-bit 5 Msps ADC with hardware oversampling up to 16-bit resolution - all operating from independent supply domains.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M4 with FPU, 120 MHz max, 150 DMIPS - enables real-time DSP and control algorithms without external co-processor |
| Memory | 2 MB dual-bank Flash (read-while-write), 640 KB SRAM (64 KB with parity) - supports safe firmware updates and robust data integrity |
| Low-Power Performance | 420 nA Stop 2 with RTC, 110 µA/MHz Run mode - extends battery life in always-on sensor hubs and portable HMIs |
| Graphics Interface | MIPI DSI Host (2 lanes @ 500 Mbit/s each) + LCD-TFT controller (LTDC) - drives QVGA–XGA panels directly without external display bridge |
| Crypto Acceleration | AES-128/256 + SHA-256 hardware engine - offloads encryption for secure OTA updates and device authentication |
| Analog Peripherals | 12-bit 5 Msps ADC (16-bit w/ oversampling), 2× 12-bit DAC, 2× op-amps w/ PGA, 2× comparators - supports precision sensor signal chain and analog output control |
| I/O & Connectivity | 136 fast I/Os (most 5 V-tolerant), USB OTG FS, CAN 2.0B, SDMMC, 6× USART, 4× I²C, 3× SPI, 2× SAI - enables rich peripheral expansion in space-constrained designs |
Pinout & Package
STM32L4S5QII3P is housed in a 132-pin UFBGA package (7 × 7 mm, 0.5 mm pitch) with 115 user I/Os, 5 V-tolerant inputs on selected pins, and dedicated power/ground distribution optimized for low-noise analog and high-speed digital operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Power supply inputs | Separate domains for digital core (1.71–3.6 V), analog (1.62–3.6 V), and I/O (1.08–3.6 V) - enable precise noise isolation and flexible rail sequencing |
| VSS, VSSA, VSSIO | Ground returns | Dedicated analog/digital/I/O ground planes minimize coupling between sensitive circuits and high-speed switching |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | 115 configurable GPIOs with interrupt capability, most supporting 5 V tolerance - simplify level-shifting in mixed-voltage systems |
| PH13–PH15 | MIPI DSI lane outputs | Dual-lane DSI differential pairs (CLK, DATA0, DATA1) - drive display modules compliant with MIPI D-PHY v1.2 at up to 500 Mbit/s per lane |
| PF10–PG15 | LTDC RGB interface | 24-bit RGB888 parallel output (R0–R7, G0–G7, B0–B7, HSYNC, VSYNC, DE) - directly interfaces with TFT panels up to XGA resolution |
| PC13–PC15 | RTC backup domain | Connects to VBAT for RTC/calendar and 32×32-bit backup registers during main power loss - retains timekeeping and critical state |
Key Features
| Feature | Design Value |
|---|---|
| FlexPowerControl architecture | Seven low-power modes (Shutdown/Stop/Standby) with sub-µA retention - enables multi-year battery life in energy-harvesting and wearable devices |
| Chrom-ART Accelerator (DMA2D) | Hardware bitmap blending, image format conversion, and layer composition - reduces CPU load by >70% in GUI rendering tasks |
| Chrom-GRC (GFXMMU) | Dynamic memory mapping and compression for frame buffers - cuts external SDRAM bandwidth by up to 20%, lowering system cost and EMI |
| Batch Acquisition Mode (BAM) | Peripheral-triggered autonomous data capture while CPU remains in Stop mode - ideal for sensor fusion without wake-up latency |
| True Random Number Generator (RNG) | FIPS-compliant entropy source feeding cryptographic engines - ensures cryptographically secure key generation for TLS and secure boot |
Applications
| Smart Medical Display | Industrial HMI Panel |
|---|---|
Use Scenario: Portable ultrasound monitor with color TFT screen and touch interface. IC Role / Device Role / Timing Role: Main application processor handling real-time image processing, MIPI DSI video streaming, and capacitive touch sensing. Use Value: 420 nA Stop 2 mode preserves battery charge between scans; Chrom-ART accelerates grayscale-to-color mapping; AES engine secures patient data export. | Use Scenario: DIN-rail-mounted PLC operator panel with 7-inch resistive/capacitive display. IC Role / Device Role / Timing Role: Graphics controller driving LVDS or RGB interface, managing CAN fieldbus communication and local I/O expansion. Use Value: Dual-bank Flash enables seamless firmware updates without downtime; 136 I/Os support direct connection to buttons, LEDs, and sensors; -40 °C to 125 °C rating ensures reliability in factory environments. |
| Secure IoT Gateway | Battery-Powered Data Logger |
Use Scenario: Edge gateway aggregating BLE/Zigbee sensor data, encrypting payloads, and forwarding via cellular or Ethernet. IC Role / Device Role / Timing Role: Secure application host executing TLS stack, managing crypto keys, and coordinating multi-protocol radio coexistence. Use Value: Hardware AES+HASH accelerates TLS handshake by 4× vs. software-only; true RNG provides entropy for certificate signing; low-power modes extend operational uptime between recharges. | Use Scenario: Environmental logger deployed in remote locations, sampling temperature/humidity/pressure every 10 minutes. IC Role / Device Role / Timing Role: Ultra-low-power controller managing sensor acquisition, timestamping via RTC, and storing logs in internal Flash or external OctoSPI FRAM. Use Value: 33 nA Shutdown mode minimizes quiescent drain; 5 µs wakeup from Stop ensures rapid response to external triggers; 640 KB SRAM buffers extended burst captures before Flash write. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power graphics-capable MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L4R9AIY6TR | Same L4S-series core, but 176-pin LQFP package, 2 MB Flash, 640 KB SRAM, identical peripherals - lacks MIPI DSI; uses parallel RGB only | Suitable for larger PCBs where layout space permits LQFP and display interface is RGB-only | Select when MIPI DSI is unnecessary and board-level routing favors through-hole or larger pitch packages |
| STM32U575ZIT6Q | Next-gen U5 series: Arm Cortex-M33, TrustZone, 2.5x lower active power (42 µA/MHz), same 2 MB Flash - no MIPI DSI; adds USB PD and enhanced crypto | Targeting higher-security, longer-life applications where TrustZone-based secure boot and attestation are required | Choose for new designs prioritizing PSA Certified Level 3 security and lowest possible active power, accepting RGB-only display interface |
Compared with STM32L4R9AIY6TR, the STM32L4S5QII3P offers MIPI DSI for compact, high-speed display links; versus STM32U575ZIT6Q, it provides mature DSI support and broader ecosystem tooling, though at higher active current and without TrustZone - making it optimal for cost-sensitive, display-centric legacy-compatible designs.
Availability
STM32L4S5QII3P is available at Aetrix Electronics and suitable for smart medical displays, industrial HMI panels, secure IoT gateways, and battery-powered data loggers requiring stable component supply across long product lifecycles.
Supply support for STM32L4S5QII3P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and analog components for industrial, automotive, and consumer markets.
The STM32L4S5xx series belongs to ST's ultra-low-power MCU portfolio, engineered specifically for battery-operated and energy-constrained applications demanding high-performance graphics, robust security, and extended runtime - such as portable diagnostics, smart building interfaces, and wireless sensor networks.
FAQ
What is the maximum operating temperature range for STM32L4S5QII3P?
The STM32L4S5QII3P is qualified for industrial and extended temperature operation from -40 °C to +125 °C ambient, verified per JEDEC JESD22-A104. This rating applies across all low-power modes and full peripheral functionality, including MIPI DSI and LCD-TFT controllers, making it suitable for deployment in harsh environments like factory floors and outdoor medical equipment.
Does STM32L4S5QII3P support hardware-accelerated graphics rendering?
Yes - it integrates Chrom-ART Accelerator (DMA2D) for hardware bitmap blending, image rotation, and format conversion, plus Chrom-GRC (GFXMMU) for dynamic memory mapping and frame buffer compression. These accelerators reduce CPU load by up to 70% during GUI rendering and cut external memory bandwidth by 20%, enabling smooth animation on QVGA–XGA displays without external GPU.
Can STM32L4S5QII3P operate from a single-cell Li-ion battery?
Yes - its 1.71 V to 3.6 V supply range accommodates discharged single-cell Li-ion (2.7–4.2 V) and LiPo batteries directly. With Brownout Reset (BOR) active in all modes except Shutdown, and 420 nA Stop 2 current draw, it sustains operation down to ~2.0 V using internal voltage regulation, enabling reliable deep-discharge utilization in portable devices.
How many I/O pins support 5 V tolerance on STM32L4S5QII3P?
Up to 136 fast I/Os are available, and "most" are 5 V-tolerant per ST's DS12024 Rev 4 specification - confirmed for all pins in groups PA0–PA15, PB0–PB15, PC0–PC15, PD0–PD15, PE0–PE15, PF0–PF15, PG0–PG15, PH0–PH15, PI0–PI11, excluding dedicated analog and debug pins. This eliminates level shifters in mixed-voltage systems interfacing with 5 V sensors or logic.
STM32L4S5QII3P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 132-UFBGA
- Series:
- STM32L4
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, IrDA, LINbus, MMC/SD, SAI, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 110
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 640K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 16x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32L4S5QII3P FAQ
1.How can I place an order for STM32L4S5QII3P through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32L4S5QII3P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32L4S5QII3P reliable?
The price and inventory of STM32L4S5QII3P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32L4S5QII3P is usually 5 days.
3.What payment methods are accepted for STM32L4S5QII3P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32L4S5QII3P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32L4S5QII3P?
STM32L4S5QII3P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32L4S5QII3P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32L4S5QII3P?
For technical support, including STM32L4S5QII3P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32L4S5QII3P requirements.
6.How does Aetrix verify that STM32L4S5QII3P is sourced from the original manufacturer or authorized distributors?
All STM32L4S5QII3P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32L4S5QII3P meets industry standards.
7.What is the process for return or replacement of STM32L4S5QII3P?
All STM32L4S5QII3P units undergo pre-shipment inspection (PSI). If there is an issue with STM32L4S5QII3P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32L4S5QII3P part is unused and in its original packaging.
Return procedure for STM32L4S5QII3P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32L4S5QII3P Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

