STMicroelectronics STM32L4S5QII6
- Part No.:
- STM32L4S5QII6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 132-UFBGA
- Datasheet:
-
STM32L4S5QII6.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 132UFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:47,112
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32L4S5QII6 from STMicroelectronics is an ultra-low-power Arm® Cortex®-M4 32-bit MCU with FPU, 120 MHz max frequency, 2 MB Flash, 640 KB SRAM, and integrated MIPI DSI host controller + LCD-TFT controller for embedded graphics applications. It delivers 150 DMIPS, supports -40 °C to 125 °C operation, and achieves 420 nA Standby mode with RTC.
For engineers reviewing the STM32L4S5QII6 datasheet, STM32L4S5QII6 pinout, STM32L4S5QII6 application, or STM32L4S5QII6 equivalent, key selection criteria include ultra-low-power runtime (110 µA/MHz), dual-bank read-while-write Flash, hardware-accelerated graphics (Chrom-ART/DMA2D + GFXMMU), AES-256/HASH-256 crypto acceleration, and 136 fast I/Os with 5 V tolerance.
Technical Context
The STM32L4S5QII6 integrates an adaptive real-time memory accelerator (ART Accelerator) enabling zero-wait-state execution from Flash at 120 MHz, and a multi-AHB interconnect matrix supporting concurrent access to Flash, SRAM, and peripherals. Its FlexPowerControl architecture enables seven low-power modes - including 33 nA Shutdown and 420 nA Standby with RTC - managed via dedicated power control logic and brownout reset across all active modes.
It features dual Octo-SPI interfaces for external memory expansion, a 14-channel DMA controller with DMAMux routing, and a dedicated interconnect matrix for peripheral-to-peripheral transfers without CPU intervention. The device includes two independent analog domains with 12-bit ADC (5 Msps), dual 12-bit DACs, two op-amps with PGA, and two ultra-low-power comparators - all supported by separate analog supply pins.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M4 with FPU, 120 MHz max, 150 DMIPS - enables real-time DSP and control algorithms without external co-processor |
| Memory | 2 MB dual-bank Flash (read-while-write), 640 KB SRAM (64 KB with parity) - supports secure firmware updates and robust data integrity |
| Low-Power Performance | 420 nA Standby with RTC, 2.8 µA Stop 2 with RTC, 110 µA/MHz Run - extends battery life in portable medical and sensor edge devices |
| Graphics Interface | MIPI DSI Host (2 lanes @ 500 Mbit/s each) + LCD-TFT controller (LTDC) - drives high-resolution color displays up to WXGA without external GPU |
| Crypto Acceleration | AES-128/256 + HASH-SHA256 hardware engine - offloads encryption for secure boot, OTA updates, and TLS stack execution |
| Analog Peripherals | 12-bit ADC (5 Msps, 16-bit oversampling), 2× DAC, 2× op-amps with PGA, 2× comparators - supports precision sensor signal conditioning and closed-loop control |
| Package | UFBGA132 (7 × 7 mm, 0.4 mm pitch) - compact footprint suitable for space-constrained industrial HMI and wearable designs |
Pinout & Package
STM32L4S5QII6 is housed in a 132-pin Ultra-Fine-Pitch Ball Grid Array (UFBGA132) package with 0.4 mm ball pitch and 7 mm × 7 mm body size. This package supports high I/O density (136 fast I/Os) while maintaining thermal performance for extended industrial temperature operation (-40 °C to 125 °C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Main, analog, and I/O power supplies | Independent 1.71–3.6 V domains enable noise isolation for ADC/DAC and flexible I/O voltage scaling down to 1.08 V |
| VSS, VSSA, VSSIO2 | Ground references | Dedicated analog and I/O ground planes minimize coupling noise in mixed-signal operation |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | Up to 136 pins support multiple alternate functions (SPI/I2C/USART/DSI/LTDC); most are 5 V-tolerant for legacy interface compatibility |
| PH13–PH15, PI0–PI11 | MIPI DSI lane and clock outputs | Dedicated high-speed differential pairs (CLKP/N, DAT0P/N, DAT1P/N) compliant with MIPI D-PHY v1.2 for display link timing |
| PF0–PF15, PG0–PG15 | LCD-TFT RGB interface | 24-bit parallel RGB output (R0–R7, G0–G7, B0–B7), HSYNC/VSYNC/DE/CLK - directly drives TFT panels up to 1024×768@60 Hz |
| PC13–PC15 | RTC oscillator inputs | Supports 32.768 kHz crystal connection for calendar, alarms, and tamper detection with ±20 ppm accuracy |
Key Features
| Feature | Design Value |
|---|---|
| FlexPowerControl architecture | Enables 7 distinct low-power modes - including 33 nA Shutdown - with sub-5 µs wakeup from Stop, critical for intermittent sensing nodes |
| Chrom-ART Accelerator (DMA2D) | Hardware bitmap blending, format conversion, and layer composition - reduces CPU load by >70% in GUI rendering tasks |
| GFXMMU (Chrom-GRC) | Dynamic memory mapping for graphics buffers - optimizes RAM usage by up to 20%, allowing larger framebuffers within 640 KB SRAM |
| Dual Octo-SPI interfaces | Supports XIP (execute-in-place) from external flash or PSRAM - eliminates need for large internal Flash in code-intensive HMI applications |
| True random number generator (TRNG) | FIPS-compliant entropy source - satisfies cryptographic key generation requirements for secure boot and TLS handshake |
Applications
| Medical Wearable Monitor | Industrial HMI Panel |
|---|---|
Use Scenario: Continuous ECG/SpO₂ monitoring with OLED or color TFT display, Bluetooth LE telemetry, and multi-day battery life. IC Role / Device Role / Timing Role: Main application processor managing sensor acquisition, real-time waveform rendering via LTDC+DSI, and encrypted BLE packet assembly. Use Value: 420 nA Standby with RTC enables weekly wakeups for data sync; Chrom-ART accelerates GUI refresh at <10% CPU load. | Use Scenario: Factory-floor operator interface with resistive/capacitive touch, local data logging, and CAN bus integration for PLC communication. IC Role / Device Role / Timing Role: Central controller handling touch sensing (24-channel TSC), display driving (LTDC+DSI), and dual CAN 2.0B messaging. Use Value: Dual-bank Flash allows safe firmware updates during operation; 136 I/Os support direct GPIO mapping to physical buttons and status LEDs. |
| Smart Energy Meter | Portable Diagnostic Device |
Use Scenario: Battery-powered electricity meter with LCD display, metrology ADC, tamper detection, and secure firmware updates over NB-IoT. IC Role / Device Role / Timing Role: System-on-chip integrating metrology front-end (12-bit ADC + sigma-delta filters), secure crypto (AES/HASH), and RTC-based billing timestamping. Use Value: 305 nA VBAT mode preserves RTC and backup registers during main power loss; hardware crypto ensures FIPS-aligned firmware signature verification. | Use Scenario: Handheld ultrasound or point-of-care imaging device requiring low-latency camera interface, real-time image processing, and high-resolution display output. IC Role / Device Role / Timing Role: Image acquisition controller interfacing with 8–14-bit DCMI sensor, performing on-the-fly compression via DMA2D, and driving MIPI DSI display. Use Value: DCMI supports up to 32 MHz monochrome or 10 MHz color capture; dual Octo-SPI enables fast loading of calibration LUTs from external flash. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L4R9AIY6 | Same core and peripherals but in WLCSP144 (0.4 mm pitch); 2 MB Flash, 640 KB SRAM, identical DSI/LTDC specs | Targeted for ultra-compact wearables where UFBGA132 footprint is too large; same thermal profile but higher assembly cost | Select when board area is constrained below 7×7 mm and reflow capability supports WLCSP |
| STM32L562VEQ6 | ARMv8-M TrustZone-enabled Cortex-M33, 110 MHz, 512 KB Flash, 256 KB SRAM, no DSI/LTDC, lower power (180 nA Standby) | Designed for security-first applications (secure boot, isolated firmware); lacks display interfaces but adds PSA Level 3 certification | Select when hardware root-of-trust and secure enclave outweigh display capability requirements |
Compared with STM32L4R9AIY6, the STM32L4S5QII6 offers identical graphics performance in a more manufacturable UFBGA package; versus STM32L562VEQ6, it trades security extensions for integrated display subsystems - making it optimal for cost-sensitive, graphics-rich industrial UIs rather than certified secure endpoints.
Availability
STM32L4S5QII6 is available at Aetrix Electronics and suitable for medical wearables, industrial HMI panels, smart energy meters, and portable diagnostic devices requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for STM32L4S5QII6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and analog components for industrial, automotive, and consumer markets.
The STM32L4 series targets ultra-low-power embedded applications demanding rich peripherals, graphics capability, and energy efficiency - specifically engineered for battery-operated HMIs, portable medical devices, and intelligent IoT edge nodes.
FAQ
What is the maximum operating temperature range for STM32L4S5QII6?
The STM32L4S5QII6 is qualified for industrial and extended temperature operation from -40 °C to +125 °C, as confirmed in Section 6.3.1 of the DS12024 Rev 4 datasheet. This rating applies to all functional modes including Run, Stop, and Standby, and is validated under specified voltage and load conditions.
Does STM32L4S5QII6 support hardware-accelerated SHA-256?
Yes - the device integrates a dedicated HASH hardware accelerator supporting SHA-224 and SHA-256 algorithms, as documented in Section 3.31 of the datasheet. It operates independently of the CPU, processes data in 512-bit blocks, and provides completion interrupts and result registers accessible via APB bus.
How many MIPI DSI data lanes does STM32L4S5QII6 implement?
The STM32L4S5QII6 implements two MIPI DSI data lanes (DAT0 and DAT1) plus one clock lane (CLK), as specified in Section 3.26 and Table 2 of the datasheet. Each data lane supports up to 500 Mbit/s, enabling WVGA or HD resolution display links at 60 Hz refresh rates.
Is the UFBGA132 package of STM32L4S5QII6 compatible with standard reflow profiles?
Yes - the UFBGA132 package complies with JEDEC J-STD-020 moisture sensitivity level 3 (MSL3) and supports standard Pb-free reflow profiles (peak 260 °C, 10–30 sec above 217 °C), per Section 7.5 of DS12024 Rev 4. Recommended stencil aperture is 0.35 mm × 0.35 mm with 0.12 mm thickness for reliable solder joint formation.
STM32L4S5QII6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 132-UFBGA
- Series:
- STM32L4
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, IrDA, LINbus, MMC/SD, SAI, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 110
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 640K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 16x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32L4S5QII6 FAQ
1.How can I place an order for STM32L4S5QII6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32L4S5QII6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32L4S5QII6 reliable?
The price and inventory of STM32L4S5QII6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32L4S5QII6 is usually 5 days.
3.What payment methods are accepted for STM32L4S5QII6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32L4S5QII6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32L4S5QII6?
STM32L4S5QII6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32L4S5QII6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32L4S5QII6?
For technical support, including STM32L4S5QII6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32L4S5QII6 requirements.
6.How does Aetrix verify that STM32L4S5QII6 is sourced from the original manufacturer or authorized distributors?
All STM32L4S5QII6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32L4S5QII6 meets industry standards.
7.What is the process for return or replacement of STM32L4S5QII6?
All STM32L4S5QII6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32L4S5QII6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32L4S5QII6 part is unused and in its original packaging.
Return procedure for STM32L4S5QII6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32L4S5QII6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

