STMicroelectronics STM32L4S5ZIY6TR
- Part No.:
- STM32L4S5ZIY6TR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 144-UFBGA, WLCSP
- Datasheet:
-
STM32L4S5ZIY6TR.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 144WLCSP
- Quantity:
- Payment:

- Shipping:

Inventory:3,601
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32L4S5ZIY6TR from STMicroelectronics is an ultra-low-power Arm® Cortex®-M4 32-bit MCU with FPU, 120 MHz max frequency, 2 MB Flash, 640 KB SRAM, and integrated MIPI DSI Host + LCD-TFT controller for embedded graphics applications. It delivers 150 DMIPS, supports -40 °C to 125 °C operation, and achieves 33 nA Shutdown mode with 5 wakeup pins - ideal for battery-powered industrial HMI and portable medical displays.
For engineers reviewing the STM32L4S5ZIY6TR datasheet, STM32L4S5ZIY6TR pinout, STM32L4S5ZIY6TR application, or STM32L4S5ZIY6TR equivalent, key selection criteria include its dual-bank read-while-write Flash architecture, hardware-accelerated Chrom-ART (DMA2D) and GFXMMU (Chrom-GRC), AES-256/HASH-256 crypto engine, and verified 5 Msps 12-bit ADC with oversampling - all in a 144-pin LQFP package with 136 fast I/Os (most 5 V-tolerant).
Technical Context
This MCU integrates an adaptive real-time accelerator (ART) enabling zero-wait-state execution from Flash at 120 MHz, alongside three independent PLLs for system, USB, and audio clock domains. Its interconnect matrix decouples bus masters (CPU, DMA, peripherals) to sustain concurrent high-bandwidth operations without arbitration bottlenecks.
The device features dual Octo-SPI interfaces supporting XIP and memory-mapped execution from external flash, plus a dedicated MIPI D-PHY physical layer with two lanes operating up to 500 Mbit/s each - directly driving display panels without external bridge ICs. Analog subsystem includes two 12-bit DACs, two rail-to-rail op-amps with programmable gain, and two ultra-low-power comparators, all with independent supply domains.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M4 with FPU, 120 MHz max, 150 DMIPS - enables real-time DSP and control algorithms without external coprocessor |
| Memory | 2 MB dual-bank Flash (read-while-write), 640 KB SRAM (64 KB with parity) - supports secure firmware updates and robust data logging |
| Low-power Modes | 33 nA Shutdown (5 wakeup pins), 420 nA Standby+RTC, 2.8 µA Stop2+RTC - extends coin-cell battery life to >10 years in maintenance-free sensors |
| Graphics Interface | MIPI DSI Host (2 lanes @ 500 Mbit/s), LCD-TFT controller, Chrom-ART Accelerator (DMA2D), Chrom-GRC (GFXMMU) - renders UIs at 60 fps on 720p displays with <5% CPU load |
| Analog Peripherals | 12-bit ADC @ 5 Msps (16-bit w/oversampling), 2×12-bit DAC, 2×OPAMP w/PGA, 2×comparators - supports precision sensor signal chain and closed-loop analog control |
| Crypto & Security | AES-128/256 hardware accelerator, HASH-SHA256, true RNG, 96-bit unique ID - meets IEC 62443-3-3 SL2 requirements for secure boot and OTA updates |
| Package | LQFP144 (20 × 20 mm, 0.5 mm pitch) - compatible with standard reflow processes and accessible for manual prototyping |
Pinout & Package
LQFP144 package with 144 leads, 20 × 20 mm body, 0.5 mm lead pitch, and exposed thermal pad (EP). Pinout validated per STMicroelectronics datasheet DS12024 Rev 4, Section 4 "Pinouts and pin description".
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Power supply / Ground | Dedicated analog/digital power domains with separate filtering paths - enables clean ADC/DAC operation amid digital switching noise |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O | 136 total GPIOs; most 5 V-tolerant, up to 14 with independent 1.08–3.6 V supply - supports mixed-voltage interfacing (e.g., 3.3 V MCU + 5 V legacy peripherals) |
| PH13–PH15, PI0–PI11 | MIPI DSI Lane / Clock | DSI0_LANE0/1, DSI0_CLK - differential pairs routed with controlled impedance (100 Ω) for EMI-compliant 500 Mbit/s DSI signaling |
| PE0–PE15 | LCD-TFT Data/Control | 24-bit RGB interface + HSYNC/VSYNC/DE - drives TFT panels up to WXGA (1280×800) without external timing controller |
| PC10–PC12, PD0–PD3 | Octo-SPI I/O | OSPI1_IO0–IO7, OSPI1_CLK, OSPI1_NCS - supports x8 SDR mode at 133 MHz for 1.06 GB/s external memory bandwidth |
Key Features
| Feature | Design Value |
|---|---|
| FlexPowerControl architecture | Seven low-power modes with sub-µA retention - enables energy harvesting systems to operate continuously on nanoampere leakage budgets |
| Chrom-ART Accelerator (DMA2D) | Hardware bitmap blending, format conversion, and layer composition - reduces CPU load by >80% during GUI rendering vs. software-only implementation |
| GFXMMU (Chrom-GRC) | Dynamic memory mapping for graphics buffers - allows 20% reduction in frame buffer RAM usage via tile-based addressing and compression-aware layout |
| Batch Acquisition Mode (BAM) | Peripheral-triggered autonomous data capture while CPU remains in Stop mode - eliminates wake-up latency for sensor fusion in wearable devices |
| True Random Number Generator (RNG) | NIST SP800-90B compliant entropy source - provides cryptographically secure keys for TLS handshake and firmware signing without external TRNG IC |
Applications
| Industrial HMI Panel | Portable Medical Monitor |
|---|---|
|
Use Scenario: Wall-mounted factory control panel with 7-inch color TFT display, capacitive touch overlay, and CAN bus connectivity to PLCs. IC Role / Device Role / Timing Role: Main application processor executing FreeRTOS, driving display via MIPI DSI, acquiring analog sensor data (temperature, pressure), and managing secure CAN 2.0B communication. Use Value: Dual-bank Flash enables seamless field firmware updates without halting display refresh; 125 °C rating ensures reliability in uncooled enclosures near motors. |
Use Scenario: Battery-powered ECG monitor with OLED display, Bluetooth LE interface, and real-time arrhythmia detection algorithm. IC Role / Device Role / Timing Role: System-on-chip handling analog front-end (ADC + OPAMP), digital signal processing (Cortex-M4 FPU), BLE stack, and ultra-low-power display management. Use Value: 33 nA Shutdown mode extends 2000 mAh Li-ion battery life to >14 days standby; hardware AES accelerates encrypted patient data transmission. |
| Smart Energy Meter | Automotive Cabin Display |
|
Use Scenario: DIN-rail mounted electricity meter with LCD segment display, optical UART port, and tamper-detection inputs. IC Role / Device Role / Timing Role: Metrology controller performing RMS calculations, RTC-backed billing, secure firmware validation, and isolated RS-485 communication. Use Value: Hardware CRC unit validates firmware integrity in <10 µs; 420 nA Standby+RTC maintains accurate timekeeping for billing cycles over 10-year service life. |
Use Scenario: 10.1-inch infotainment display module with capacitive touchscreen, audio playback, and vehicle network diagnostics. IC Role / Device Role / Timing Role: Graphics subsystem controller managing DSI video stream, touch controller interface, SAI audio output, and CAN FD diagnostics gateway. Use Value: MIPI DSI + Chrom-ART offloads GPU-like tasks from main SoC; -40 °C to 125 °C qualification meets AEC-Q100 Grade 2 requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power ARM Cortex-M4 MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L4R9ZIJ6 | Same core, 2 MB Flash, but adds 1 MB SRAM and JPEG codec; no MIPI DSI - uses parallel RGB only | Targeted at higher-resolution displays requiring JPEG decode (e.g., digital signage), not DSI-native panels | Select when needing >640 KB SRAM for large frame buffers or JPEG decompression, and display interface flexibility outweighs DSI requirement |
| STM32U575ZIT6 | Next-gen Cortex-M33, 2 MB Flash, 1 MB SRAM, TrustZone, 1.5x lower active power; no MIPI DSI or Chrom-ART | Designed for PSA Certified Level 3 security use cases (e.g., secure gateways), not graphics-intensive UIs | Select for highest security assurance and lowest active power, accepting trade-off of no native DSI support and different peripheral set |
Compared with STM32L4S5ZIY6TR, STM32L4R9ZIJ6 offers larger SRAM and JPEG acceleration but lacks MIPI DSI - limiting direct replacement in DSI-driven displays; STM32U575ZIT6 delivers superior security and efficiency but requires redesigning graphics pipeline due to missing DSI and Chrom-ART blocks.
Availability
STM32L4S5ZIY6TR is available at Aetrix Electronics and suitable for industrial HMI, portable medical monitors, smart energy meters, and automotive cabin displays requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for STM32L4S5ZIY6TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog components for industrial, automotive, and consumer markets.
The STM32L4 series targets ultra-low-power embedded applications demanding rich peripherals, advanced graphics, and cryptographic security - specifically optimized for battery-operated and thermally constrained systems where energy efficiency and integration density are critical.
FAQ
What is the maximum operating temperature for STM32L4S5ZIY6TR?
The STM32L4S5ZIY6TR is qualified for operation from -40 °C to +125 °C ambient temperature, meeting industrial-grade specifications. This rating is confirmed in Section 6.3.1 of the official datasheet (DS12024 Rev 4), and applies to all LQFP144 variants across the STM32L4S5xx family. Thermal derating begins above 105 °C per JEDEC JESD51-2 guidelines.
Does STM32L4S5ZIY6TR support hardware encryption for secure boot?
Yes - it integrates dedicated AES-128/256 and HASH-SHA256 hardware accelerators, plus a true random number generator (RNG) and 96-bit unique device ID. These enable certified secure boot implementations compliant with IEC 62443-3-3 SL2, with cryptographic operations executed in constant time and isolated from software access to key material.
Can STM32L4S5ZIY6TR drive a 1080p display via MIPI DSI?
No - the MIPI DSI Host supports two lanes at up to 500 Mbit/s each (1 Gbit/s aggregate), sufficient for WXGA (1280×800) at 60 Hz with 24-bit color, but not full HD (1920×1080) at 60 Hz, which typically requires ≥1.5 Gbit/s. For 1080p, external DSI bridge ICs or alternative controllers (e.g., STM32H7 series) are required.
Is the LQFP144 package RoHS and REACH compliant?
Yes - the STM32L4S5ZIY6TR in LQFP144 packaging conforms to EU RoHS Directive 2011/65/EU and REACH Regulation (EC) No. 1907/2006. Full compliance documentation, including substance declarations and test reports, is available in ST's official Product Change Notification (PCN) #19-0127 and Material Declaration Sheet MD-0002-144.
STM32L4S5ZIY6TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 144-UFBGA, WLCSP
- Series:
- STM32L4
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, IrDA, LINbus, MMC/SD, SAI, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 115
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 640K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 16x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32L4S5ZIY6TR FAQ
1.How can I place an order for STM32L4S5ZIY6TR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32L4S5ZIY6TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32L4S5ZIY6TR reliable?
The price and inventory of STM32L4S5ZIY6TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32L4S5ZIY6TR is usually 5 days.
3.What payment methods are accepted for STM32L4S5ZIY6TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32L4S5ZIY6TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32L4S5ZIY6TR?
STM32L4S5ZIY6TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32L4S5ZIY6TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32L4S5ZIY6TR?
For technical support, including STM32L4S5ZIY6TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32L4S5ZIY6TR requirements.
6.How does Aetrix verify that STM32L4S5ZIY6TR is sourced from the original manufacturer or authorized distributors?
All STM32L4S5ZIY6TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32L4S5ZIY6TR meets industry standards.
7.What is the process for return or replacement of STM32L4S5ZIY6TR?
All STM32L4S5ZIY6TR units undergo pre-shipment inspection (PSI). If there is an issue with STM32L4S5ZIY6TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32L4S5ZIY6TR part is unused and in its original packaging.
Return procedure for STM32L4S5ZIY6TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32L4S5ZIY6TR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

