STMicroelectronics STM32L552MEY6QTR
- Part No.:
- STM32L552MEY6QTR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 81-UFBGA, WLCSP
- Datasheet:
-
STM32L552MEY6QTR.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 81WLCSP
- Quantity:
- Payment:

- Shipping:

Inventory:4,534
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32L552MEY6QTR from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit microcontroller with TrustZone® security, FPU, and SMPS support. It delivers 165 DMIPS at up to 110 MHz, integrates 512 KB Flash (dual-bank read-while-write), 256 KB SRAM (64 KB with hardware parity), and operates from 1.71 V to 3.6 V across –40 °C to 125 °C. It targets secure, battery-constrained IoT edge nodes requiring cryptographic acceleration, real-time sensing, and USB Type-C™ power delivery control.
For engineers reviewing the STM32L552MEY6QTR datasheet, STM32L552MEY6QTR pinout, STM32L552MEY6QTR application, or STM32L552MEY6QTR equivalent, key selection considerations include TrustZone-enabled secure boot, sub-μA low-power modes (17 nA Shutdown, 222 nA Standby with RTC), integrated SMPS efficiency (62 μA/MHz @ 3 V), dual 12-bit ADCs (5 Msps), and UCPD peripheral for USB-C PD negotiation.
Technical Context
The STM32L552MEY6QTR implements a dual-bank Flash architecture enabling seamless firmware updates without interruption, paired with an 8-KB ART Accelerator instruction cache for zero-wait-state execution at 110 MHz. Its TrustZone® partitioning enforces hardware-isolated secure and non-secure worlds, with GTZC managing memory, peripherals, and I/O securability.
Power management combines an embedded LDO and configurable SMPS step-down converter, supporting dynamic voltage scaling and external SMPS integration. Clocking includes four PLLs (system, USB, audio, ADC), internal auto-trimmed oscillators (±0.25% accuracy), and crystal-less USB FS operation - all coordinated via the RCC and CRS blocks for robust timing in resource-constrained environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone®, FPU, MPU, 165 DMIPS @ 110 MHz - enables secure real-time control with DSP extensions and memory isolation. |
| Memory | 512 KB dual-bank Flash (read-while-write), 256 KB SRAM (64 KB parity-protected) - supports atomic firmware updates and safety-critical data integrity. |
| Low-Power Modes | 17 nA Shutdown (5 wakeup pins), 222 nA Standby with RTC, 3.16 μA Stop 2 with RTC - extends battery life in always-on sensor and metering applications. |
| Power Supply | 1.71–3.6 V supply; embedded SMPS (62 μA/MHz @ 3 V) and LDO - reduces system BOM by eliminating external DC/DC, improves efficiency over wide load range. |
| Analog Peripherals | 2× 12-bit ADC (5 Msps, 16-bit oversampling), 2× DAC, 2× op-amps with PGA, 2× comparators - enables high-fidelity sensor signal chain without external signal conditioning. |
| Security | TrustZone®, RDP, HDP, SFI with RSS, HASH accelerator, NIST SP800-90B TRNG - provides certified root-of-trust for secure firmware installation and TLS offload. |
| Communication | 1× UCPD (USB Type-C™/PD), 1× USB FS (crystal-less), 6× USART, 4× I²C FM+, 3× SPI, 2× SAI, FDCAN, SDMMC - supports multi-protocol connectivity in industrial and portable devices. |
Pinout & Package
STM32L552MEY6QTR is housed in a 48-pin UFQFPN package (7 × 7 mm, 0.5 mm pitch), optimized for compact, thermally efficient PCB layouts in space-constrained IoT endpoints.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core power supply and ground | Supports dual-regulator operation (SMPS/LDO); decoupling critical for low-noise analog and RF coexistence. |
| VBAT | Backup power supply | Enables RTC and 32×32-bit backup registers during main power loss; draws only 187 nA in VBAT mode. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | Up to 114 fast GPIOs; most 5 V-tolerant, 14 with independent 1.08–3.6 V supply - simplifies interface to mixed-voltage peripherals. |
| UCPD1_CC1/CC2 | USB Type-C™ configuration channel | Dedicated pins for CC line monitoring and PD contract negotiation - eliminates need for external UCPD transceiver. |
| USB_DP/DM | USB 2.0 full-speed differential pair | Crystal-less operation enabled via internal 48 MHz clock recovery - reduces component count and board area. |
| PF0–PF15 | Flexible alternate function I/Os | Support OCTOSPI, FMC, SAI, and multiple timer channels - enables high-bandwidth external memory and audio interfaces. |
Key Features
| Feature | Design Value |
|---|---|
| FlexPowerControl with BAM | Enables batched peripheral acquisition in low-power mode, reducing active time and average current in sensor hub applications. |
| ART Accelerator + ICACHE | 8 KB instruction cache enables 0-wait-state execution from Flash at 110 MHz - eliminates performance penalty of on-chip storage. |
| Embedded SMPS + LDO | Configurable regulator output ranges and external SMPS support allow optimal efficiency across operating conditions and loads. |
| ULPMark-CP® 370 / ULPMark-PP® 54 | Industry-standard energy benchmarks confirm best-in-class active and peripheral-driven power efficiency for ARM Cortex-M MCUs. |
| Secure Firmware Installation (SFI) | Leverages embedded Root Secure Services (RSS) to validate and install signed firmware images - foundational for OTA update security. |
Applications
| Smart Utility Meter | Wearable Health Monitor |
|---|---|
Use Scenario: Battery-powered electricity/water meter with tamper detection, metrology processing, and NB-IoT backhaul. IC Role / Device Role / Timing Role: Main application MCU handling metrology ADC sampling, secure firmware updates, RTC-based billing cycles, and UCPD-controlled USB-C diagnostics port. Use Value: 17 nA Shutdown mode extends 10-year battery life; TrustZone isolates metrology firmware from communication stack; SMPS ensures stable supply under varying battery voltage. | Use Scenario: Continuous ECG/PPG monitoring patch with Bluetooth LE and rechargeable battery. IC Role / Device Role / Timing Role: Central sensor fusion controller acquiring analog biosignals via dual ADCs, running ML inference on FPU, and managing secure BLE pairing. Use Value: 222 nA Standby with RTC maintains timekeeping during sleep; 2× op-amps with PGA condition weak biopotential signals; 5 µs wakeup from Stop mode captures transient events. |
| Industrial Wireless Sensor Node | Secure Access Control Terminal |
Use Scenario: LoRaWAN node measuring temperature, humidity, and vibration in factory environments. IC Role / Device Role / Timing Role: Low-power host MCU interfacing with environmental sensors, running SHA-256 hashing for message integrity, and managing FDCAN diagnostics bus. Use Value: ULPMark-CP® 370 validates energy-per-computation efficiency; HASH accelerator offloads crypto; 125 °C rating supports deployment near motors and drives. | Use Scenario: Door controller with fingerprint reader, secure credential storage, and anti-tamper logging. IC Role / Device Role / Timing Role: Trusted execution environment (TEE) host enforcing secure boot, encrypting biometric templates in HDP, and validating digital certificates via TF-M. Use Value: Hardware-enforced TrustZone boundaries prevent side-channel leakage; active tamper detection triggers secure erase; 96-bit unique ID enables device attestation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575ZIT6Q | Higher performance (220 MHz Cortex-M33), larger Flash (2 MB), enhanced crypto (AES-256, PKA), but no UCPD peripheral. | Better suited for complex UI, larger OTA payloads, and advanced cryptography - not ideal for USB-C PD endpoint roles. | Select when needing >1 MB Flash and hardware PKA; avoid if UCPD is required for USB-C negotiation. |
| RA4M3AFGB | Arm Cortex-M33 with TrustZone, 1 MB Flash, 384 KB SRAM, but lacks SMPS, UCPD, and hardware TRNG compliant to NIST SP800-90B. | Strong real-time performance and Renesas ecosystem support, yet requires external DC/DC and lacks certified entropy source for TLS. | Choose for automotive-qualified designs where Renesas toolchain preference outweighs SMPS/UCPD needs. |
Compared with STM32U575ZIT6Q and RA4M3AFGB, the STM32L552MEY6QTR uniquely balances ultra-low-power operation (17 nA Shutdown), integrated USB-C PD control (UCPD), and NIST-certified TRNG - making it optimal for compact, battery-operated secure endpoints where power, protocol specificity, and entropy assurance are jointly critical.
Availability
STM32L552MEY6QTR is available at Aetrix Electronics and suitable for smart utility meters, wearable health monitors, industrial wireless sensor nodes, and secure access control terminals requiring stable component supply and long-term lifecycle support.
Supply support for STM32L552MEY6QTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader designing and manufacturing microcontrollers, analog ICs, power management, and MEMS sensors for industrial, automotive, and consumer markets.
The STM32L5 series is engineered for ultra-low-power, high-security embedded applications - combining Arm TrustZone, SMPS efficiency, and comprehensive analog integration to enable next-generation IoT endpoints with certified firmware integrity and decade-long battery life.
FAQ
What is the maximum operating frequency and corresponding power consumption in Run mode?
The STM32L552MEY6QTR achieves 110 MHz maximum CPU frequency. In Run mode with SMPS enabled at 3 V, it consumes 62 μA per MHz - resulting in approximately 6.82 mA total at full speed. With LDO, consumption rises to 106 μA/MHz (11.66 mA). These values are measured with ART Accelerator and ICACHE active, executing from Flash.
Does STM32L552MEY6QTR support secure boot and firmware updates out of the box?
Yes. It features hardware-enforced secure boot via TrustZone® and Root of Trust (unique boot entry + HDP), plus Secure Firmware Installation (SFI) using embedded Root Secure Services (RSS). Combined with TF-M support, it enables authenticated, encrypted, and rollback-protected firmware updates without external secure elements.
What package and pin count does STM32L552MEY6QTR use, and is it RoHS-compliant?
STM32L552MEY6QTR uses the UFQFPN48 package (7 × 7 mm, 0.5 mm pitch) with 48 pins. It is fully RoHS-compliant and halogen-free, meeting EU Directive 2011/65/EU and JEDEC J-STD-020 moisture sensitivity level MSL3 - suitable for lead-free reflow assembly.
Can the internal SMPS replace an external DC/DC converter in battery-powered designs?
Yes. The embedded SMPS step-down converter supports input voltages from 1.71 V to 3.6 V and delivers regulated core voltage with 62 μA/MHz efficiency at 3 V - eliminating the need for external DC/DC in most coin-cell or single-Li-ion applications. External SMPS support is also provided for higher-current or custom topologies.
STM32L552MEY6QTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 81-UFBGA, WLCSP
- Series:
- STM32L5
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit Single-Core
- Speed:
- 110MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD, QSPI, SAI, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, PWM, WDT
- Number of I/O:
- 51
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 256K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 31x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32L552MEY6QTR FAQ
1.How can I place an order for STM32L552MEY6QTR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32L552MEY6QTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32L552MEY6QTR reliable?
The price and inventory of STM32L552MEY6QTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32L552MEY6QTR is usually 5 days.
3.What payment methods are accepted for STM32L552MEY6QTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32L552MEY6QTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32L552MEY6QTR?
STM32L552MEY6QTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32L552MEY6QTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32L552MEY6QTR?
For technical support, including STM32L552MEY6QTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32L552MEY6QTR requirements.
6.How does Aetrix verify that STM32L552MEY6QTR is sourced from the original manufacturer or authorized distributors?
All STM32L552MEY6QTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32L552MEY6QTR meets industry standards.
7.What is the process for return or replacement of STM32L552MEY6QTR?
All STM32L552MEY6QTR units undergo pre-shipment inspection (PSI). If there is an issue with STM32L552MEY6QTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32L552MEY6QTR part is unused and in its original packaging.
Return procedure for STM32L552MEY6QTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32L552MEY6QTR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

