STMicroelectronics STM32L552ZET6
- Part No.:
- STM32L552ZET6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
STM32L552ZET6.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,072
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32L552ZET6 from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit microcontroller with TrustZone® security, FPU, and SMPS support. It delivers 165 DMIPS at up to 110 MHz, integrates 512 KB dual-bank Flash (read-while-write), 256 KB SRAM (64 KB with hardware parity), and operates from 1.71 V to 3.6 V across –40 °C to 125 °C. It targets secure, battery-constrained edge nodes such as industrial wireless sensors and medical wearables requiring certified firmware integrity and sub-µA standby.
For engineers reviewing the STM32L552ZET6 datasheet, STM32L552ZET6 pinout, STM32L552ZET6 application, or STM32L552ZET6 equivalent, key selection considerations include TrustZone-enforced peripheral isolation, SMPS vs LDO power mode trade-offs, 114 GPIO count with independent supply options, and verified ULPMark-CP® 370 performance for energy-constrained firmware validation.
Technical Context
The device implements a dual-core security architecture: the Cortex-M33 core executes in Secure/Non-secure states enforced by TrustZone®, while the GTZC (Global TrustZone Controller) gates access to memories, peripherals, and I/Os via SAU and TZSC registers. Boot flow begins from ROM with immutable root of trust, supporting SFI (Secure Firmware Installation) via embedded RSS and TF-M–compliant secure firmware upgrades.
Power management integrates three configurable LDO output ranges and an on-chip SMPS step-down converter enabling 62 µA/MHz run-mode efficiency at 3 V. Low-power modes include Shutdown (17 nA), Standby with RTC (222 nA), and Stop 2 with RTC (3.16 µA), all featuring <5 µs wakeup latency and brownout reset in all active states except Shutdown.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, MPU, 165 DMIPS @ 110 MHz - enables real-time deterministic control with hardware-isolated secure execution environment |
| Memory | 512 KB Flash (dual-bank, read-while-write), 256 KB SRAM (64 KB with parity) - supports live firmware updates and ECC-protected critical data storage |
| Power Modes | 17 nA Shutdown, 222 nA Standby+RTC, 3.16 µA Stop2+RTC, 62 µA/MHz Run (SMPS) - validated for >10-year coin-cell operation in sensor endpoints |
| Security | TrustZone, RDP, HDP, SFI, HASH accelerator, NIST SP800-90B TRNG - meets PSA Certified Level 3 and SESIP requirements for IoT device attestation |
| Analog Peripherals | 2×12-bit ADC (5 Msps, 16-bit oversampling), 2×DAC, 2×OPAMP, 2×comparator - supports closed-loop analog sensing without external signal conditioning |
| Package | LQFP144 (20 × 20 mm), 144-pin, 0.5 mm pitch - compatible with standard reflow assembly and provides full peripheral pinout accessibility |
| Temperature Range | –40 °C to +125 °C - qualified for under-hood automotive and industrial control cabinet deployment |
Pinout & Package
LQFP144 package (20 × 20 mm, 0.5 mm pitch) with exposed thermal pad; RoHS-compliant, moisture sensitivity level MSL3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Digital/analog/core power supplies | Independent rails enable mixed-signal isolation; VDDIO2 supports 1.08–3.6 V I/O voltage scaling for interfacing with low-voltage peripherals |
| VSS, VSSA | Digital/analog ground returns | Separate analog/digital ground planes reduce noise coupling into ADC/DAC paths |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; supports external debounced pushbutton or supervisor IC assertion |
| BOOT0 | Boot mode selection | High at power-on selects system memory boot; used for DFU recovery or factory programming via USART |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | Up to 114 pins with interrupt capability; most 5 V-tolerant; up to 14 support independent VDDIO2 supply down to 1.08 V |
| PC13–PC15 | RTC-related functions | PC13 = RTC_OUT, PC14/PC15 = 32.768 kHz LSE crystal connections - required for calendar, alarms, and tamper detection |
| PF0–PF1 | OCTOSPI clock/data | Supports high-speed octal SPI interface for external NOR/PSRAM/F-RAM up to 133 MHz DDR |
Key Features
| Feature | Design Value |
|---|---|
| FlexPowerControl architecture | Enables dynamic switching between LDO and SMPS regulators during runtime - reduces average system current by up to 42% in duty-cycled applications |
| ART Accelerator + 8 KB I-Cache | Delivers zero-wait-state execution from Flash at 110 MHz - eliminates timing penalties for code fetch in real-time control loops |
| Batch Acquisition Mode (BAM) | Permits autonomous peripheral data capture (ADC, timers, communication) while CPU remains in Stop mode - extends battery life in periodic sensing use cases |
| Secure Firmware Installation (SFI) | Uses embedded Root Secure Services (RSS) to validate and install signed firmware images - prevents unauthorized code execution without external secure element |
| ULPMark-CP® 370 score | Industry-standard benchmark confirming lowest energy per cycle among Cortex-M33 MCUs - directly correlates to extended operational lifetime in battery-powered designs |
Applications
| Industrial Wireless Sensor Node | Portable Medical Monitor |
|---|---|
Use Scenario: Battery-powered temperature/humidity/pressure node transmitting encrypted telemetry via LoRaWAN every 5 minutes. IC Role / Device Role / Timing Role: Main controller executing sensor fusion, TLS 1.3 stack, and secure OTA updates; RTC triggers periodic wakeups and timestamps measurements. Use Value: 222 nA Standby+RTC and 62 µA/MHz SMPS-run mode enable >7-year CR2032 operation; TrustZone isolates crypto keys from application firmware. | Use Scenario: Wearable ECG patch recording biopotential signals continuously for 48 hours before wireless upload. IC Role / Device Role / Timing Role: Analog front-end controller managing 2×12-bit ADC sampling at 5 Msps, OPAMP gain stages, and low-power DAC-based reference generation. Use Value: Integrated 2×OPAMP with PGA and hardware oversampling eliminate external opamp components; 3.16 µA Stop2+RTC preserves session state during sleep intervals. |
| Smart Utility Meter | Secure Edge Gateway |
Use Scenario: DIN-rail mounted electricity meter performing metrology calculations, tamper detection, and DLMS/COSEM protocol handling. IC Role / Device Role / Timing Role: Dual-bank Flash enables A/B firmware update without service interruption; TAMP peripheral monitors case opening and voltage glitches. Use Value: Active tamper detection with backup register retention in VBAT mode ensures audit trail integrity; 125 °C rating supports transformer-side mounting. | Use Scenario: Industrial gateway aggregating Modbus RTU, CAN FD, and BLE data before TLS-secured cloud upload. IC Role / Device Role / Timing Role: Central hub running FreeRTOS with secure partitioning: Non-secure task handles BLE stack, Secure task manages TLS handshake and key storage. Use Value: Hardware-accelerated HASH and TRNG meet FIPS 140-2 requirements for cryptographic operations; UCPD peripheral enables USB-C PD negotiation for field-replaceable power delivery. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575ZIT6 | Higher clock (160 MHz), larger Flash (2 MB), enhanced TrustZone features (secure DMA, secure debug), but no SMPS - uses LDO-only power scheme | Better suited for compute-intensive secure gateways; lacks sub-µA SMPS-optimized low-power modes | Select when higher throughput and advanced security outweigh absolute minimum energy consumption |
| NXP LPC55S69JBD100 | Arm Cortex-M33 with TrustZone, 640 KB Flash, 320 KB SRAM, but no integrated SMPS and lower ULPMark-CP® (298) | Strong peripheral set (USB HS, audio interfaces), but higher active current (110 µA/MHz) limits battery life in long-duration deployments | Select when USB High-Speed host capability or specific NXP ecosystem tools are required over lowest quiescent power |
Compared with STM32L552ZET6, STM32U575ZIT6 trades ultra-low-power efficiency for higher performance and expanded security features, while LPC55S69JBD100 offers broader connectivity at the cost of 75% higher active current - making STM32L552ZET6 optimal for multi-year battery operation where security and energy are co-primary constraints.
Availability
STM32L552ZET6 is available at Aetrix Electronics and suitable for industrial wireless sensor nodes, portable medical monitors, smart utility meters, and secure edge gateways requiring stable component supply across extended product lifecycles.
Supply support for STM32L552ZET6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog devices for industrial, automotive, and consumer markets.
The STM32L5 series is engineered specifically for ultra-low-power, security-critical embedded applications - combining Arm TrustZone with silicon-proven power gating and SMPS integration to address battery longevity and firmware integrity in certified IoT endpoints.
FAQ
What is the maximum operating frequency and how is it achieved?
The STM32L552ZET6 achieves 110 MHz maximum CPU frequency using its internal multispeed oscillator auto-trimmed by the 32.768 kHz LSE crystal, delivering better than ±0.25% accuracy. This eliminates need for external high-frequency crystal while maintaining timing precision for USB, audio, and real-time control tasks.
Does this MCU support secure boot from external memory?
No - secure boot is restricted to internal Flash, system memory, or SRAM. External memory (OCTOSPI, FSMC) cannot serve as a trusted boot source due to lack of hardware authentication path; however, external code can be loaded into secure SRAM after verification via HASH and TRNG-validated signature check.
How many independent power domains does the LQFP144 package support?
The LQFP144 package supports three independent power domains: VDD/VSS (digital core), VDDA/VSSA (analog), and VDDIO2 (I/O bank 2). This allows interfacing with 1.8 V logic while maintaining 3.3 V analog supply and 1.08–3.6 V programmable I/O voltage - critical for mixed-voltage system integration.
Can the SMPS be used simultaneously with the internal LDO?
No - the SMPS and LDO are mutually exclusive power regulation options. The device boots using LDO by default; SMPS must be explicitly enabled via PWR_CR3 register and requires external inductor/capacitor components. Switching between them is software-controlled but not concurrent.
STM32L552ZET6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 144-LQFP
- Series:
- STM32L5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit Single-Core
- Speed:
- 110MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD, QSPI, SAI, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, PWM, WDT
- Number of I/O:
- 115
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 256K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 16x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32L552ZET6 FAQ
1.How can I place an order for STM32L552ZET6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32L552ZET6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32L552ZET6 reliable?
The price and inventory of STM32L552ZET6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32L552ZET6 is usually 5 days.
3.What payment methods are accepted for STM32L552ZET6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32L552ZET6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32L552ZET6?
STM32L552ZET6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32L552ZET6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32L552ZET6?
For technical support, including STM32L552ZET6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32L552ZET6 requirements.
6.How does Aetrix verify that STM32L552ZET6 is sourced from the original manufacturer or authorized distributors?
All STM32L552ZET6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32L552ZET6 meets industry standards.
7.What is the process for return or replacement of STM32L552ZET6?
All STM32L552ZET6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32L552ZET6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32L552ZET6 part is unused and in its original packaging.
Return procedure for STM32L552ZET6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32L552ZET6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

