STMicroelectronics STM32L552ZET6Q
- Part No.:
- STM32L552ZET6Q
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
STM32L552ZET6Q.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:347
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32L552ZET6Q from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit microcontroller with TrustZone® security, FPU, and SMPS support. It delivers 165 DMIPS at up to 110 MHz, integrates 512 KB dual-bank Flash and 256 KB SRAM (64 KB with hardware parity), and operates from 1.71 V to 3.6 V across –40 °C to 125 °C. It targets secure, battery-constrained edge nodes such as industrial wireless sensors and medical wearables requiring certified firmware integrity and sub-μA standby.
For engineers reviewing the STM32L552ZET6Q datasheet, STM32L552ZET6Q pinout, STM32L552ZET6Q application, or STM32L552ZET6Q equivalent, key selection criteria include TrustZone-enabled peripheral isolation, SMPS vs LDO power mode trade-offs, 114 GPIO count with 5 V tolerance, and dual-bank Flash for robust over-the-air updates in safety-critical embedded systems.
Technical Context
The device implements a dual-core security architecture: the Cortex-M33 core executes secure/non-secure code partitions enforced by SAU and GTZC, while TrustZone-aware peripherals (e.g., I/Os, memories, ADC, timers) are dynamically securable. Its FlexPowerControl system enables granular low-power mode selection - Shutdown (17 nA), Standby with RTC (222 nA), Stop 2 with RTC (3.16 μA), and Run mode down to 62 μA/MHz using the integrated SMPS step-down converter.
Timing and interface subsystems include three PLLs (system/USB/audio), OCTOSPI for high-speed external memory, FDCAN for deterministic fieldbus communication, UCPD for USB Type-C™ power delivery control, and two SAIs supporting I²S/TDM audio streaming. The ART Accelerator with 8 KB instruction cache ensures zero-wait-state execution from Flash at 110 MHz.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, MPU, 165 DMIPS @ 110 MHz - enables secure real-time control with cryptographic acceleration and memory protection. |
| Memory | 512 KB dual-bank Flash (read-while-write), 256 KB SRAM (64 KB with parity) - supports safe firmware updates and ECC-protected data buffers. |
| Power Modes | 17 nA Shutdown, 222 nA Standby+RTC, 3.16 μA Stop2+RTC, 62 μA/MHz Run (SMPS) - extends battery life in multi-year sensor deployments. |
| Security | TrustZone, RDP, HDP, SFI with TF-M, HASH accelerator, NIST SP800-90B TRNG - meets PSA Level 3 and SESIP certification requirements. |
| Analog Peripherals | 2×12-bit ADC (5 Msps), 2×12-bit DAC, 2×OPAMP with PGA, 2×comparators - enables local signal conditioning without external components. |
| Communication | 1×FDCAN, 1×UCPD, 6×USART, 4×I²C FM+, 3×SPI, 2×SAI, SDMMC, OCTOSPI - supports mixed wired/wireless industrial connectivity stacks. |
| Package | LQFP144 (20 × 20 mm), 144-pin, 0.5 mm pitch - compatible with standard PCB assembly and offers full peripheral pinout access. |
Pinout & Package
LQFP144 (20 × 20 mm) package with 144 leads, 0.5 mm pitch, and exposed thermal pad. Designed for high I/O density and thermal reliability in industrial and medical applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Digital/analog/core power supply | Independent 1.71–3.6 V domains enable mixed-signal precision and low-noise ADC operation. |
| VSS, VSSA | Digital/analog ground | Separate analog/digital ground planes reduce coupling noise in sensitive measurement paths. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; supports external debounced pushbutton or supervisor IC assertion. |
| BOOT0 | Boot mode selection | High at power-on selects system memory boot; used for factory bootloader or DFU recovery. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O | Up to 114 pins with interrupt capability, most 5 V-tolerant, 14 with independent 1.08–3.6 V supply - supports legacy interface voltage translation. |
| PC13–PC15 | RTC oscillator inputs | Connects 32.768 kHz crystal for calendar, alarms, and calibration-critical timing functions. |
| PF0–PF1 | OCTOSPI clock/data | Supports x8/octal SPI interface to PSRAM/NOR/FRAM with up to 133 MHz clock rate. |
| PD0–PD1 | FDCAN TX/RX | Differential CAN FD transceiver interface compliant with ISO 11898-2, enabling automotive-grade diagnostics. |
Key Features
| Feature | Design Value |
|---|---|
| TrustZone-enforced peripheral isolation | GTZC and TZSC allow runtime locking of I/Os, memories, and peripherals to secure/non-secure worlds - essential for PSA-certified firmware partitioning. |
| Dual-bank Flash with RWW | Enables seamless background firmware update: one bank executes while the other receives new image - eliminates downtime in remote devices. |
| Integrated SMPS step-down converter | Replaces external DC-DC; achieves 62 μA/MHz Run mode @ 3 V - reduces BOM cost and improves efficiency over LDO-only designs. |
| ART Accelerator + 8 KB I-Cache | Delivers 0-wait-state execution from Flash at 110 MHz - eliminates performance penalty of on-chip code storage. |
| ULPMark-CP score of 370 | Industry-standard benchmark confirming best-in-class energy efficiency for active compute workloads in ultra-low-power MCUs. |
Applications
| Industrial Wireless Sensor Node | Secure Medical Wearable |
|---|---|
Use Scenario: Battery-powered vibration/temperature monitor deployed in factory machinery with 10-year lifespan requirement. IC Role / Device Role / Timing Role: Main controller executing sensor fusion, BLE stack, and secure OTA updates; RTC provides timestamped event logging. Use Value: 17 nA Shutdown and 222 nA Standby+RTC minimize quiescent drain; dual-bank Flash ensures fail-safe firmware upgrades during field maintenance windows. | Use Scenario: ECG patch with encrypted biometric data transmission and tamper-resistant firmware storage. IC Role / Device Role / Timing Role: Secure host MCU managing analog front-end, BLE radio, and cryptographic services via TF-M; TrustZone isolates health data processing. Use Value: NIST SP800-90B TRNG and HASH accelerator enable FIPS-compliant encryption; HDP and RDP prevent unauthorized firmware extraction. |
| Smart Utility Meter | USB-C Powered IoT Gateway |
Use Scenario: M-Bus/LoRaWAN gateway for water/gas metering with anti-tamper detection and 15-year battery life. IC Role / Device Role / Timing Role: Primary processor handling metrology algorithms, secure key management, and tamper event response via TAMP peripheral. Use Value: Active tamper detection (voltage/frequency/temp) triggers immediate secure erase; ULPMark-PP score of 54 validates low-power peripheral operation. | Use Scenario: Portable diagnostic tool powered via USB-C PD with display, storage, and firmware update capability. IC Role / Device Role / Timing Role: UCPD controller manages power negotiation and role swapping; OCTOSPI interfaces to external FRAM for configuration logs. Use Value: Integrated UCPD eliminates need for discrete PD controller; SMPS supports wide input range (5–20 V) while maintaining 62 μA/MHz efficiency. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575ZIT6Q | Higher performance (220 MHz Cortex-M33), larger Flash (2 MB), enhanced crypto (AES-256, PKA), but higher active current (72 μA/MHz SMPS) | Better suited for complex UI, TLS offload, or AI inference at edge; less optimal for sub-μA standby-critical designs | Select when >110 MHz CPU throughput or advanced crypto acceleration is required; verify thermal limits in LQFP144 |
| RA4M3GJ32FHB | Arm Cortex-M4F (100 MHz), Renesas TrustZone, 1 MB Flash, 384 KB SRAM, but no integrated SMPS; 110 μA/MHz Run mode | Strong real-time determinism and motor control IP; lacks sub-μA low-power modes and TrustZone peripheral granularity | Prefer for motor-driven appliances needing PWM precision; avoid where <5 μA Stop-mode wakeup latency is mandatory |
Compared with STM32U575ZIT6Q, the STM32L552ZET6Q trades peak performance for superior sub-μA standby efficiency and lower BOM cost via integrated SMPS; versus RA4M3GJ32FHB, it delivers finer-grained TrustZone enforcement and 3.5× lower Stop-mode current - critical for decade-long battery operation.
Availability
STM32L552ZET6Q is available at Aetrix Electronics and suitable for industrial wireless sensors, secure medical wearables, smart utility meters, and USB-C powered IoT gateways requiring stable component supply across extended product lifecycles.
Supply support for STM32L552ZET6Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog chips for industrial, automotive, and consumer markets.
The STM32L5 series is engineered for ultra-low-power, high-security embedded applications - combining Arm TrustZone with flexible power architectures to meet PSA Certified Level 3 and IEC 62443 requirements in constrained environments.
FAQ
What is the maximum operating frequency and corresponding power mode configuration?
The STM32L552ZET6Q achieves 110 MHz maximum CPU frequency in Run mode with the ART Accelerator enabled and SMPS configured in bypass mode (VDD = 3.3 V). At this speed, typical current consumption is 106 μA/MHz in LDO mode or 62 μA/MHz in SMPS step-down mode. Frequency scaling is managed via the RCC and voltage regulator settings per RM0438 Section 7.3.3.
How does TrustZone implementation differ from standard Cortex-M33 deployment?
This MCU extends baseline TrustZone with ST-specific hardware: Global TrustZone Controller (GTZC) enforces memory region security attributes, TrustZone Security Controller (TZSC) locks peripheral registers, and securable I/Os allow pin-level isolation. Unlike generic implementations, GTZC supports dynamic reconfiguration of secure/non-secure boundaries at runtime without reset - validated in AN5402 and RM0438 Chapter 3.7.
Can the integrated SMPS replace an external DC-DC converter in all designs?
Yes - the embedded SMPS supports 1.62–3.6 V input and delivers up to 200 mA at adjustable output (0.8–1.45 V), eliminating need for external buck converters in most battery-powered applications. However, designs requiring >200 mA load current or ultra-low output ripple (<10 mVpp) must retain external regulation per DS12737 Section 3.9.4 and AN5213.
What debug interfaces are supported and what are their security implications?
Serial Wire Debug (SWD) and JTAG are supported, but both are disabled in RDP Level 2 (full readout protection). In RDP Level 1, SWD access is permitted only in secure debug mode after authentication via secure boot. ETM trace is available only in non-secure world unless explicitly enabled in secure firmware - detailed in RM0438 Section 3.42 and AN5347.
STM32L552ZET6Q Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 144-LQFP
- Series:
- STM32L5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit Single-Core
- Speed:
- 110MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD, QSPI, SAI, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 256K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 14x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32L552ZET6Q FAQ
1.How can I place an order for STM32L552ZET6Q through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32L552ZET6Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32L552ZET6Q reliable?
The price and inventory of STM32L552ZET6Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32L552ZET6Q is usually 5 days.
3.What payment methods are accepted for STM32L552ZET6Q?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32L552ZET6Q transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32L552ZET6Q?
STM32L552ZET6Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32L552ZET6Q order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32L552ZET6Q?
For technical support, including STM32L552ZET6Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32L552ZET6Q requirements.
6.How does Aetrix verify that STM32L552ZET6Q is sourced from the original manufacturer or authorized distributors?
All STM32L552ZET6Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32L552ZET6Q meets industry standards.
7.What is the process for return or replacement of STM32L552ZET6Q?
All STM32L552ZET6Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32L552ZET6Q, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32L552ZET6Q part is unused and in its original packaging.
Return procedure for STM32L552ZET6Q:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32L552ZET6Q Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

