My Inquiry
My Account
STMicroelectronics STM32L562CET6
- Part No.:
- STM32L562CET6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
STM32L562CET6.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 48LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:666
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32L562CET6 from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit MCU with TrustZone® security, FPU, and SMPS support. It delivers 165 DMIPS at up to 110 MHz, integrates 512 KB Flash (dual-bank read-while-write), 256 KB SRAM (64 KB with hardware parity), and operates from 1.71 V to 3.6 V across –40°C to 125°C. It targets secure, battery-constrained IoT edge nodes requiring cryptographic acceleration and sub-μA standby operation.
For engineers reviewing the STM32L562CET6 datasheet, STM32L562CET6 pinout, STM32L562CET6 application, or STM32L562CET6 equivalent, key selection criteria include TrustZone-enforced peripheral isolation, on-the-fly Octo-SPI decryption, ULPMark-CP® score of 370, and dual-regulator (LDO + SMPS) power architecture for dynamic efficiency scaling.
Technical Context
The device implements Arm TrustZone® at both memory and peripheral levels via GTZC and TZSC, enabling secure boot from HDP-protected ROM and runtime separation of secure/non-secure firmware using SAU-configurable memory regions. Its ART Accelerator includes an 8-KB instruction cache supporting zero-wait-state execution from Flash and external memories.
Power management integrates a configurable LDO and an embedded SMPS step-down converter-enabling 62 μA/MHz run-mode efficiency at 3 V-alongside five low-power modes including Shutdown (17 nA), Standby with RTC (222 nA), and Stop 2 with RTC (3.16 μA). Clocking supports four oscillators (HSE, LSE, HSI, MSI) and three PLLs for system, USB, and audio domains.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, MPU, 110 MHz max frequency → enables secure real-time control with DSP extensions and memory isolation. |
| Memory | 512 KB Flash (dual-bank RWW), 256 KB SRAM (64 KB parity-protected) → supports robust firmware updates and safety-critical data retention. |
| Power Efficiency | 62 μA/MHz in SMPS mode @ 3 V → reduces battery drain in always-on sensor hubs and wearable medical devices. |
| Security | AES coprocessor, PKA, HASH, OTFDEC, RNG (NIST SP800-90B), 96-bit UID, 512-byte OTP → meets PSA Level 3 and SESIP requirements for firmware integrity and key protection. |
| Analog Peripherals | 2× 12-bit ADC (5 Msps, 16-bit oversampling), 2× DAC, 2× OPAMP, 2× comparator → enables high-fidelity sensor signal conditioning without external components. |
| Communication | 1× FDCAN, 6× USART/LPUART, 4× I²C FM+, 2× SAI, 1× UCPD, OCTOSPI interface → supports CAN FD automotive diagnostics, audio streaming, USB-C PD negotiation, and high-speed external memory expansion. |
Pinout & Package
STM32L562CET6 is packaged in UFQFPN48 (7 × 7 mm, 0.5 mm pitch), a lead-free, ECOPACK2-compliant surface-mount package suitable for space-constrained industrial and portable designs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Digital/Analog/IO Power Supply | Independent 1.71–3.6 V rails enable mixed-signal precision and noise isolation between core, analog, and I/O domains. |
| VSS, VSSA, VSSIO2 | Digital/Analog/IO Ground | Dedicated ground planes minimize coupling noise in ADC/DAC and high-speed digital paths. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O | Up to 114 fast GPIOs (most 5 V-tolerant); 14 support independent 1.08–3.6 V supply → flexible interfacing with legacy logic and low-voltage sensors. |
| BOOT0 | Boot Mode Selection | Configures boot source (system memory, Flash, or SRAM) during reset; critical for secure field firmware recovery. |
| NRST | Reset Input | Active-low asynchronous reset with internal pull-up; supports external reset supervision and brownout recovery coordination. |
| PC13–PC15 | RTC/LSE Functions | Support 32.768 kHz crystal oscillator (LSE) and RTC backup domain → enables calendar, alarms, and tamper detection in VBAT mode (187 nA). |
Key Features
| Feature | Design Value |
|---|---|
| TrustZone-enabled peripheral isolation | GTZC and TZSC enforce hardware-level access control over memories, I/Os, and peripherals-preventing unauthorized DMA or register access in non-secure firmware. |
| On-the-fly Octo-SPI decryption | OTFDEC engine decrypts external XIP flash content in real time using AES-128/256 keys stored in secure memory-eliminating need for RAM-based decryption buffers. |
| Flexible power architecture | Integrated SMPS + LDO allows dynamic switching between regulators based on performance vs. efficiency trade-offs-reducing active current by 41% vs. LDO-only mode. |
| Ultra-low-power timer suite | Three LPTIMs remain active in Stop mode with 1 µs wakeup latency-ideal for periodic sensor sampling without CPU intervention. |
| Secure firmware installation | Embedded RSS (Root Secure Services) validates signed firmware images before loading, enforcing chain-of-trust from boot ROM through TF-M-managed secure partitions. |
Applications
| Smart Metering Endpoint | Wearable Health Monitor |
|---|---|
Use Scenario: Battery-powered electricity/water meter collecting pulse counts, temperature, and tamper events over 10+ years. IC Role / Device Role / Timing Role: Main controller executing secure metering firmware, managing FDCAN/UART comms, and maintaining RTC calendar in VBAT mode. Use Value: 187 nA VBAT mode extends battery life; TrustZone isolates metrology algorithms from UI stack; AES/PKA accelerates DLMS/COSEM encryption. | Use Scenario: Clinical-grade ECG patch continuously acquiring analog biosignals and transmitting encrypted data via BLE gateway. IC Role / Device Role / Timing Role: Signal acquisition hub with dual 12-bit ADCs, OPAMP-based front-end, and LPUART/USB-C for configuration and firmware update. Use Value: 200 µA/Msps ADC power efficiency minimizes thermal drift; 512-byte OTP stores calibration coefficients; SMPS enables consistent 3.3 V rail under varying battery voltage. |
| Industrial Wireless Sensor Node | Secure Access Control Terminal |
Use Scenario: LoRaWAN node monitoring vibration, humidity, and ambient light in factory environments with dust/moisture exposure. IC Role / Device Role / Timing Role: Edge AI inference host running lightweight ML models on sensor fusion data, using LPTIM-triggered wakeups and OCTOSPI-attached FRAM. Use Value: 3.16 μA Stop 2 with RTC enables precise duty-cycling; OTFDEC secures firmware updates over air; DFSDM supports sigma-delta sensor interfaces. | Use Scenario: Door lock controller validating NFC credentials, driving motor actuators, and logging access events to encrypted EEPROM. IC Role / Device Role / Timing Role: Root-of-trust anchor managing secure boot, PKA-based signature verification, and tamper-detect I/O monitoring. Use Value: Active tamper detection (voltage/frequency/temp) triggers immediate memory wipe; 96-bit UID binds credentials to hardware; HDP protects bootloader integrity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575ZIT6 | Higher clock (160 MHz), larger Flash (2 MB), dual-core (Cortex-M33 + Cortex-M0+), no SMPS but enhanced DC-DC efficiency | Better suited for complex RTOS workloads and dual-domain processing; lacks integrated SMPS regulator | Select when >110 MHz performance or asymmetric multiprocessing is required; verify external power stage compatibility. |
| RA4M3GDB0000000 | Arm Cortex-M33, 1 MB Flash, 384 KB SRAM, no TrustZone peripheral isolation, Renesas Secure Crypto Engine instead of PKA/AES coprocessors | Stronger focus on functional safety (IEC 61508 SIL3), weaker hardware root-of-trust granularity than ST's GTZC implementation | Prefer for IEC 61508-certified systems where crypto acceleration is secondary to ASIL-B compliance evidence. |
Compared with STM32U575ZIT6 and RA4M3GDB0000000, the STM32L562CET6 uniquely balances sub-μA standby, integrated SMPS, and fine-grained TrustZone peripheral control-making it optimal for long-life, cost-sensitive, and physically constrained secure edge nodes where power and silicon footprint are primary constraints.
Availability
STM32L562CET6 is available at Aetrix Electronics and suitable for smart metering endpoints, wearable health monitors, industrial wireless sensor nodes, and secure access control terminals requiring stable component supply across extended product lifecycles.
Supply support for STM32L562CET6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in microcontrollers, power management, sensors, and automotive ICs with strong emphasis on energy efficiency and security.
The STM32L5 series is designed specifically for ultra-low-power, high-security embedded applications-including certified IoT edge devices, medical wearables, and industrial gateways-leveraging Arm TrustZone and ST's proprietary FlexPowerControl architecture.
FAQ
What is the maximum operating temperature range for STM32L562CET6?
The STM32L562CET6 is qualified for operation from –40°C to +125°C ambient temperature. This extended range is validated per JEDEC JESD47 and supports deployment in harsh industrial and automotive under-hood environments where thermal stability is critical for reliable RTC, ADC, and Flash operation.
Does STM32L562CET6 support hardware-accelerated TLS stack execution?
Yes-its dedicated AES coprocessor, PKA, HASH accelerator, and NIST SP800-90B-compliant RNG collectively enable full TLS 1.2/1.3 handshake offload. The 27400 SecureMark-TLS® score confirms measurable throughput improvement over software-only implementations, reducing CPU load and memory footprint in secure cloud-connected devices.
How does the SMPS regulator integrate with external components?
The embedded SMPS requires only two external components: a 2.2 µH inductor and a 10 µF output capacitor. ST provides reference schematics and layout guidelines in AN5210. Unlike discrete DC-DC solutions, this integrated SMPS eliminates external controller ICs and simplifies EMI filtering while maintaining 62 μA/MHz efficiency at 3 V input.
Can STM32L562CET6 execute code directly from external OCTOSPI memory?
Yes-via the OCTOSPI interface with on-the-fly decryption (OTFDEC), the device supports eXecute-In-Place (XIP) from external Octal SPI NOR/FRAM. Code runs directly from external memory with ART Accelerator caching, eliminating boot-time copy overhead and enabling scalable firmware storage beyond on-chip Flash limits.
STM32L562CET6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 48-LQFP
- Series:
- STM32L5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit Single-Core
- Speed:
- 110MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD, QSPI, SAI, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, PWM, WDT
- Number of I/O:
- 38
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 256K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 9x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32L562CET6 FAQ
1.How can I place an order for STM32L562CET6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32L562CET6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32L562CET6 reliable?
The price and inventory of STM32L562CET6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32L562CET6 is usually 5 days.
3.What payment methods are accepted for STM32L562CET6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32L562CET6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32L562CET6?
STM32L562CET6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32L562CET6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32L562CET6?
For technical support, including STM32L562CET6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32L562CET6 requirements.
6.How does Aetrix verify that STM32L562CET6 is sourced from the original manufacturer or authorized distributors?
All STM32L562CET6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32L562CET6 meets industry standards.
7.What is the process for return or replacement of STM32L562CET6?
All STM32L562CET6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32L562CET6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32L562CET6 part is unused and in its original packaging.
Return procedure for STM32L562CET6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32L562CET6 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
