STMicroelectronics STM32L562CEU6
- Part No.:
- STM32L562CEU6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 48-UFQFN Exposed Pad
- Datasheet:
-
STM32L562CEU6.pdf
- Description:
- IC MCU 32BIT 512KB FLSH 48UFQFPN
- Quantity:
- Payment:

- Shipping:

Inventory:298
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32L562CEU6 from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit microcontroller with TrustZone® security, FPU, and SMPS support. It delivers 165 DMIPS at up to 110 MHz, integrates 512 KB Flash (dual-bank read-while-write), 256 KB SRAM (64 KB with hardware parity), and operates from 1.71–3.6 V across –40°C to 125°C. It targets secure, battery-constrained IoT edge nodes requiring cryptographic acceleration (AES+PKA), on-the-fly Octo-SPI decryption, and sub-µA low-power modes.
For engineers reviewing the STM32L562CEU6 datasheet, STM32L562CEU6 pinout, STM32L562CEU6 application, or STM32L562CEU6 equivalent, key selection criteria include TrustZone-enabled secure boot, 17 nA shutdown current, SMPS vs LDO power mode trade-offs, and UFQFPN48 package compatibility with high-density PCB layouts.
Technical Context
The device implements a dual-core security architecture via Arm TrustZone®, enabling strict isolation between secure and non-secure firmware execution, memory regions, and peripherals-enforced by the Global TrustZone Controller (GTZC) and SAU configuration. Boot integrity is anchored by a unique entry point and Hide Protection Area (HDP).
Power management combines an integrated SMPS step-down converter (62 µA/MHz @ 3 V) and LDO regulator, supporting dynamic voltage scaling and multiple low-power states-including 222 nA standby with RTC and 3.16 µA Stop 2-with 5 µs wakeup latency. Clocking includes four PLLs, auto-trimmed multispeed oscillator (±0.25%), and USB/SAI/ADC-dedicated clock domains.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, MPU, 165 DMIPS @ 110 MHz |
| Memory | 512 KB Flash (dual-bank RWW), 256 KB SRAM (64 KB parity-protected) |
| Low-Power Modes | 17 nA Shutdown (5 wakeup pins), 222 nA Standby with RTC, 3.16 µA Stop 2 |
| Security | AES coprocessor, PKA, OTFDEC for Octo-SPI, HASH, RNG (NIST SP800-90B), 96-bit UID |
| Analog Peripherals | 2×12-bit ADC (5 Msps, 16-bit oversampling), 2×DAC, 2×OPAMP, 2×comparators |
| Communication | 6x USART/LPUART, 4x I²C FM+, 3x SPI, 2x SAI, FDCAN, USB FS, UCPD, SDMMC, OCTOSPI |
| Package | UFQFPN48 (7 × 7 mm, 0.5 mm pitch), ECOPACK2-compliant |
Pinout & Package
STM32L562CEU6 is housed in a 48-pin Ultra-Fine Pitch Quad Flat No-lead (UFQFPN) package measuring 7 × 7 mm with 0.5 mm pitch, optimized for space-constrained industrial and portable designs. Pin definitions follow ST's standard STM32L5 series layout with dedicated VDD/VSS pairs, multiple I/O groups supporting independent supply domains (down to 1.08 V), and dedicated TrustZone-secured debug (SWD) and reset (NRST) terminals.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Power supply inputs | Digital core (VDD), analog (VDDA), and I/O domain (VDDIO2) with independent regulation capability |
| VSS, VSSA | Ground references | Digital (VSS) and analog (VSSA) ground planes-separation critical for ADC/DAC noise immunity |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; supports external debounced pushbutton or supervisor IC |
| PA13/PA14 | SWDIO/SWCLK | Serial Wire Debug interface-no JTAG pins required; enables full debug and flash programming |
| PC14/PC15 | LSE oscillator inputs | Connects 32.768 kHz crystal for RTC calendar, alarm, and calibration functions |
| PF0/PF1 | BOOT0/BOOT1 | Boot mode selection pins-determine startup source (system memory, Flash, or SRAM) and TrustZone state |
Key Features
| Feature | Design Value |
|---|---|
| FlexPowerControl architecture | Enables granular peripheral gating and voltage scaling-reducing active current to 62 µA/MHz using SMPS |
| ART Accelerator + 8 KB I-Cache | Eliminates Flash wait states at 110 MHz, sustaining 1.5 DMIPS/MHz and 442 CoreMark® |
| On-the-fly Octo-SPI decryption (OTFDEC) | Decrypts external encrypted code/data in real time-no CPU overhead or RAM exposure of plaintext |
| Secure Firmware Installation (SFI) | Leverages embedded Root Secure Services (RSS) to validate and authenticate firmware updates before execution |
| ULPMark-CP® score | 370-benchmarking industry-leading energy efficiency in core-processing workloads |
Applications
| Smart Utility Meter | Wearable Health Monitor |
|---|---|
Use Scenario: Battery-powered gas/water meter with tamper detection, RF mesh backhaul, and 10-year lifespan. IC Role / Device Role / Timing Role: Main application MCU managing sensor acquisition (pressure/temp), secure OTA updates, and FDCAN/LoRaWAN communication stacks. Use Value: 17 nA shutdown current extends battery life; TrustZone isolates metrology firmware from connectivity stack; AES+PKA accelerates ECC-based firmware signing. | Use Scenario: Compact ECG/PPG patch with continuous biosignal sampling, Bluetooth LE telemetry, and onboard anomaly detection. IC Role / Device Role / Timing Role: Real-time signal processor running ML inference on 2×12-bit ADC data, driving 2×DAC for biofeedback, and managing ultra-low-power BLE advertising. Use Value: 3.16 µA Stop 2 mode preserves SRAM context during sensor sleep; 2×OPAMP+PGA enable front-end analog gain control without external components. |
| Industrial Wireless Sensor Node | Secure Access Control Terminal |
Use Scenario: IP67-rated vibration/temperature node in predictive maintenance system, powered by energy harvesting. IC Role / Device Role / Timing Role: Edge AI inference engine interfacing with MEMS accelerometer via DFSDM, storing logs in encrypted external PSRAM via OCTOSPI. Use Value: OTFDEC decrypts firmware and sensor logs on-the-fly; SMPS achieves 62 µA/MHz efficiency under intermittent processing load. | Use Scenario: Tamper-resistant door controller with fingerprint matching, secure credential storage, and anti-replay authentication. IC Role / Device Role / Timing Role: Root-of-trust anchor executing TF-M compliant secure services, validating biometric templates in isolated secure memory. Use Value: Hardware RNG (NIST SP800-90B) seeds cryptographic keys; 512-byte OTP stores immutable device identity; active tamper detection triggers zeroization. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575ZIT6 | Higher performance (160 MHz Cortex-M33, 2 MB Flash), larger UFBGA169 package, no SMPS but improved LDO efficiency | Better suited for complex UI or multi-protocol gateways; lacks sub-µA shutdown mode | Select when >1 MB Flash or advanced graphics offload needed; avoid if <20 nA shutdown is mandatory |
| RA4M3GFP | Arm Cortex-M33 (100 MHz), 1 MB Flash, 384 KB SRAM, no TrustZone hardware partitioning-uses software-defined security zones | Lower cost for mid-tier industrial HMI; missing PKA, OTFDEC, and ULPMark-CP-optimized power states | Choose for cost-sensitive designs where hardware-enforced memory isolation is not required |
Compared with STM32U575ZIT6 and RA4M3GFP, the STM32L562CEU6 uniquely balances sub-20 nA shutdown, integrated SMPS, and hardware TrustZone-making it optimal for long-life, physically exposed, and cryptographically demanding edge endpoints where power and security co-constraints dominate.
Availability
STM32L562CEU6 is available at Aetrix Electronics and suitable for smart utility meters, wearable health monitors, industrial wireless sensor nodes, and secure access control terminals requiring stable component supply across extended product lifecycles.
Supply support for STM32L562CEU6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive semiconductors with emphasis on energy efficiency and functional safety.
The STM32L5 series targets ultra-low-power, security-critical embedded applications-delivering Arm TrustZone, cryptographic accelerators, and sub-µA power modes for battery-operated IoT endpoints and industrial edge devices.
FAQ
What is the maximum operating frequency and corresponding power mode configuration?
The STM32L562CEU6 achieves 110 MHz maximum CPU frequency using the internal 48 MHz oscillator with PLL multiplication. This requires the SMPS step-down converter enabled and voltage scaling set to Range 1. In LDO mode, max frequency is reduced to 80 MHz due to voltage headroom limitations, increasing active current to 106 µA/MHz.
How does TrustZone implementation differ from software-only security frameworks?
TrustZone provides hardware-enforced isolation between secure and non-secure worlds-partitioning memory, peripherals, and interrupts at silicon level. Unlike software frameworks, it prevents unauthorized access even if the OS or application layer is compromised, and enables secure boot with immutable root-of-trust via HDP and RDP protection levels.
Which low-power mode retains RTC functionality while minimizing current draw?
Standby mode with RTC enabled draws 222 nA and maintains calendar, alarms, and 32×32-bit backup registers powered by VBAT. This mode disables all clocks except LSE and RTC domain, preserving timekeeping and wake-on-alarm capability without RAM retention-ideal for decade-long battery operation in metering applications.
Can the OCTOSPI interface support encrypted external Flash without CPU intervention?
Yes-the On-the-Fly Decryption Engine (OTFDEC) decrypts Octo-SPI reads in hardware using AES-128/256 keys stored in secure memory. Decrypted data is delivered directly to the bus matrix without exposing plaintext in SRAM or requiring firmware involvement, satisfying secure boot and code confidentiality requirements.
STM32L562CEU6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 48-UFQFN Exposed Pad
- Series:
- STM32L5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit Single-Core
- Speed:
- 110MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD, QSPI, SAI, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, PWM, WDT
- Number of I/O:
- 38
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 256K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 9x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32L562CEU6 FAQ
1.How can I place an order for STM32L562CEU6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32L562CEU6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32L562CEU6 reliable?
The price and inventory of STM32L562CEU6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32L562CEU6 is usually 5 days.
3.What payment methods are accepted for STM32L562CEU6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32L562CEU6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32L562CEU6?
STM32L562CEU6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32L562CEU6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32L562CEU6?
For technical support, including STM32L562CEU6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32L562CEU6 requirements.
6.How does Aetrix verify that STM32L562CEU6 is sourced from the original manufacturer or authorized distributors?
All STM32L562CEU6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32L562CEU6 meets industry standards.
7.What is the process for return or replacement of STM32L562CEU6?
All STM32L562CEU6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32L562CEU6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32L562CEU6 part is unused and in its original packaging.
Return procedure for STM32L562CEU6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32L562CEU6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
