My Inquiry
My Account
STMicroelectronics STM32L562CEU6P
- Part No.:
- STM32L562CEU6P
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 48-UFQFN Exposed Pad
- Datasheet:
-
STM32L562CEU6P.pdf
- Description:
- IC MCU 32BIT 512KB FLSH 48UFQFPN
- Quantity:
- Payment:
- Shipping:
Inventory:2,691
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32L562CEU6P from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit microcontroller with TrustZone® security, FPU, and integrated SMPS. It delivers 165 DMIPS at up to 110 MHz, features 512 KB Flash (dual-bank read-while-write), 256 KB SRAM (64 KB with hardware parity), and operates from 1.71 V to 3.6 V across –40°C to 125°C. It targets secure, battery-constrained IoT edge nodes requiring cryptographic acceleration (AES+PKA), on-the-fly Octo-SPI decryption, and sub-µA low-power modes.
For engineers reviewing the STM32L562CEU6P datasheet, STM32L562CEU6P pinout, STM32L562CEU6P application, or STM32L562CEU6P equivalent, key selection criteria include TrustZone-enabled secure boot, 17 nA shutdown current with 5 wakeup pins, SMPS vs LDO power mode tradeoffs, and UFQFPN48 package compatibility for space-constrained designs.
Technical Context
The device implements a dual-domain Arm Cortex-M33 core with separate Secure/Non-secure execution environments enforced by TrustZone®, MPU, and GTZC peripherals. Its ART Accelerator includes an 8-KB instruction cache enabling zero-wait-state execution from Flash at 110 MHz.
Power architecture integrates both LDO and configurable SMPS step-down converter, supporting dynamic voltage scaling and multiple low-power modes - including 187 nA VBAT mode (RTC + 32×32-bit backup registers), 222 nA Standby with RTC, and 3.16 µA Stop 2 with RTC - all validated per ULPMark-CP® (370) and ULPMark-PP® (54).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone®, FPU, MPU; enables secure firmware partitioning and DSP-intensive signal processing. |
| Max Clock Frequency | 110 MHz; sustained via ART Accelerator cache, delivering 165 DMIPS and 4.02 CoreMark®/MHz. |
| Memory | 512 KB dual-bank Flash (read-while-write), 256 KB SRAM (64 KB with parity); supports over-the-air updates and fault-tolerant data storage. |
| Low-Power Modes | 17 nA Shutdown (5 wakeup pins), 222 nA Standby with RTC, 3.16 µA Stop 2 with RTC; enables multi-year battery life in sensor endpoints. |
| Security | AES coprocessor, PKA, HASH, OTFDEC, RNG (NIST SP800-90B), 96-bit UID, 512-byte OTP; meets PSA Level 3 and SESIP certification prerequisites. |
| Power Supply | 1.71–3.6 V operation; embedded SMPS reduces system-level power loss vs. LDO, achieving 62 µA/MHz @ 3 V in Run mode. |
| Analog Peripherals | 2× 12-bit ADC (5 Msps, 16-bit oversampling), 2× DAC, 2× op-amps with PGA, 2× comparators; supports sensor fusion without external signal conditioning. |
Pinout & Package
STM32L562CEU6P uses the UFQFPN48 (7 × 7 mm) package with 0.5 mm pitch, ECOPACK2-compliant, suitable for high-density PCB layouts and automated assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Main digital supply input | Accepts 1.71–3.6 V; powers core, SRAM, and most peripherals; connects to SMPS/LDO output. |
| VSS | Digital ground reference | System return path for digital circuits; requires low-impedance connection to minimize noise coupling. |
| VBAT | Backup power supply | Supplies RTC and 32×32-bit backup registers during main power loss; supports coin-cell or supercap integration. |
| NRST | Active-low reset input | Asynchronous reset trigger; internal pull-up; compatible with external reset supervisors or push-button debouncing. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | Up to 114 fast I/Os; most 5 V-tolerant; up to 14 support independent supply down to 1.08 V for interfacing with low-voltage sensors. |
| PC13–PC15 | RTC-related functions | PC13 = RTC_OUT, PC14/PC15 = LSE oscillator pins; critical for calendar accuracy and low-power timekeeping. |
| PF0–PF1 | OCTOSPI memory interface | Supports high-speed external NOR/FRAM/PSRAM via octal SPI protocol; enables code XIP and large data buffers. |
Key Features
| Feature | Design Value |
|---|---|
| TrustZone® Security Architecture | Hardware-enforced isolation between Secure and Non-secure worlds, enabling certified secure boot, firmware updates, and key management. |
| FlexPowerControl with SMPS | Integrated step-down converter reduces active-mode current to 62 µA/MHz @ 3 V - 41% lower than LDO mode (106 µA/MHz). |
| On-the-Fly Decryption (OTFDEC) | Decrypts Octo-SPI external memory contents in real time using AES-128/256, eliminating need for RAM-based decryption overhead. |
| Batch Acquisition Mode (BAM) | Enables peripheral-triggered autonomous data capture (e.g., ADC → DMA → SRAM) while CPU remains in low-power state. |
| ULPMark-CP® Score | 370 - benchmark-validated ultra-low-power performance across sleep-to-active transitions and mixed workloads. |
Applications
| Smart Utility Meter | Wearable Health Monitor |
|---|---|
Use Scenario: Battery-powered gas/water meter collecting pulse counts, temperature, pressure, and tamper events over 10+ years. IC Role / Device Role / Timing Role: Main system controller executing secure firmware, managing RTC-corrected logging intervals, and handling AES-encrypted data uploads via LPWAN. Use Value: 17 nA Shutdown current extends battery life beyond 12 years; TrustZone isolates metrology firmware from communication stack to prevent credential leakage. | Use Scenario: Compact wearable tracking ECG, SpO₂, and motion using analog front-end and Bluetooth LE. IC Role / Device Role / Timing Role: Sensor hub aggregating ADC/DAC/op-amp data, running real-time filtering, and managing BLE connection timing via LPUART/SAI. Use Value: 2× 12-bit ADC (5 Msps) captures high-fidelity biosignals; 3.16 µA Stop 2 with RTC enables precise periodic wakeups for sensor sampling without clock drift. |
| Industrial Wireless Sensor Node | Secure Access Control Terminal |
Use Scenario: Dust-proof, wide-temp (-40°C to 125°C) node monitoring vibration, humidity, and ambient light in factory settings. IC Role / Device Role / Timing Role: Edge AI inference host (TinyML) with FPU-accelerated FFT, managing FDCAN diagnostics and SDMMC local logging. Use Value: 110 MHz Cortex-M33 + FPU executes vibration analysis models in <10 ms; SMPS ensures stable operation across wide input voltage swings. | Use Scenario: Tamper-resistant door controller validating NFC credentials, driving solenoids, and logging access events with timestamp integrity. IC Role / Device Role / Timing Role: Root of trust anchor performing secure boot, PKA-based signature verification, and active tamper detection (voltage/frequency/temp). Use Value: Hardware RNG (NIST SP800-90B) seeds cryptographic keys; 512-byte OTP stores immutable device identity; active tamper erases secrets on attack detection. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575ZIT6 | Higher max frequency (160 MHz), larger Flash (2 MB), dual-core Arm Cortex-M33 + Cortex-M0+, no SMPS | Better for compute-heavy secure gateway roles; lacks integrated SMPS, requiring external DC-DC | Select when >110 MHz performance or dual-core RTOS partitioning is required; avoid if board space or BOM count must be minimized. |
| RA4M3AFGB | Arm Cortex-M4F (100 MHz), 1 MB Flash, 384 KB SRAM, no TrustZone, Renesas Secure Crypto Engine | Strong real-time determinism and motor control peripherals; lacks hardware-enforced memory isolation | Prefer for cost-sensitive industrial HMI or motor drive where PSA Level 3 certification isn't mandated. |
Compared with STM32U575ZIT6 and RA4M3AFGB, the STM32L562CEU6P uniquely balances sub-µA shutdown power, integrated SMPS, and full TrustZone® implementation in a compact UFQFPN48 package - making it optimal for long-life, physically constrained, and certifiable secure edge devices.
Availability
STM32L562CEU6P is available at Aetrix Electronics and suitable for smart utility meters, wearable health monitors, industrial wireless sensor nodes, and secure access control terminals requiring stable component supply across extended product lifecycles.
Supply support for STM32L562CEU6P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in microcontrollers, power management, and automotive ICs with strong focus on energy efficiency and functional safety.
The STM32L5 series is designed specifically for ultra-low-power, security-certifiable embedded applications - combining Arm TrustZone®, cryptographic accelerators, and advanced power gating to meet PSA Certified and IEC 62443 requirements.
FAQ
What is the maximum operating temperature range for STM32L562CEU6P?
The STM32L562CEU6P is rated for operation from –40°C to +125°C ambient temperature, validated per industrial-grade specifications. This extended range supports deployment in harsh environments such as smart meters, automotive cabin modules, and industrial PLC edge nodes without thermal derating.
Does STM32L562CEU6P support USB Type-C™ Power Delivery?
Yes - it integrates a dedicated UCPD (USB Type-C™ / USB Power Delivery) controller compliant with USB PD 3.0 specification. The UCPD peripheral handles CC line monitoring, PD message exchange, and VCONN switching, enabling single-chip USB-C port control without external PD controllers.
How does the SMPS on STM32L562CEU6P differ from the LDO in power efficiency?
In Run mode at 3 V, the SMPS achieves 62 µA/MHz versus 106 µA/MHz for the LDO - a 41% reduction. This gain scales with system load and supply voltage; SMPS also enables dynamic voltage scaling and higher efficiency under variable loads, while LDO offers lower noise and simpler layout.
Can STM32L562CEU6P execute code directly from external Octo-SPI memory?
Yes - the OCTOSPI interface supports Execute-in-Place (XIP) mode. Combined with OTFDEC, it allows secure, decrypted code execution directly from external NOR/FRAM/PSRAM without loading into internal Flash or SRAM, reducing boot latency and memory footprint.
STM32L562CEU6P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 48-UFQFN Exposed Pad
- Series:
- STM32L5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit Single-Core
- Speed:
- 110MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD, QSPI, SAI, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, PWM, WDT
- Number of I/O:
- 36
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 256K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 9x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32L562CEU6P FAQ
1.How can I place an order for STM32L562CEU6P through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32L562CEU6P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32L562CEU6P reliable?
The price and inventory of STM32L562CEU6P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32L562CEU6P is usually 5 days.
3.What payment methods are accepted for STM32L562CEU6P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32L562CEU6P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32L562CEU6P?
STM32L562CEU6P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32L562CEU6P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32L562CEU6P?
For technical support, including STM32L562CEU6P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32L562CEU6P requirements.
6.How does Aetrix verify that STM32L562CEU6P is sourced from the original manufacturer or authorized distributors?
All STM32L562CEU6P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32L562CEU6P meets industry standards.
7.What is the process for return or replacement of STM32L562CEU6P?
All STM32L562CEU6P units undergo pre-shipment inspection (PSI). If there is an issue with STM32L562CEU6P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32L562CEU6P part is unused and in its original packaging.
Return procedure for STM32L562CEU6P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32L562CEU6P Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
