STMicroelectronics STM32MP131DAF7
- Part No.:
- STM32MP131DAF7
- Manufacturer:
- STMicroelectronics
- Category:
- Microprocessors
- Package:
- 320-TFBGA
- Datasheet:
-
STM32MP131DAF7.pdf
- Description:
- Linear IC's
- Quantity:
- Payment:

- Shipping:

Inventory:4,223
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32MP131DAF7 from STMicroelectronics is a dual-core Arm® Cortex®-A7 microprocessor unit (MPU) operating up to 1 GHz, featuring integrated TrustZone® security, 1× Gigabit Ethernet MAC (MII/RMII/RGMII), 1× 12-bit ADC (5 Msps), and 24 timers - deployed in industrial HMI, edge gateway, and smart building control systems requiring real-time Linux-capable processing with hardware-isolated secure boot.
For engineers reviewing the STM32MP131DAF7 datasheet, STM32MP131DAF7 pinout, STM32MP131DAF7 application, or STM32MP131DAF7 equivalent, key selection considerations include DDR3/LPDDR3 memory controller timing compliance, TrustZone peripheral partitioning, Ethernet IEEE 1588v2 timestamping capability, and TFBGA289 (9 × 9 mm, 0.5 mm pitch) mechanical integration constraints.
Technical Context
The STM32MP131DAF7 implements a dual-bus interconnect architecture: a 64-bit AXI matrix running at up to 266 MHz for high-bandwidth CPU-to-DDR/USB/Ethernet paths, and a 32-bit AHB matrix at up to 209 MHz for peripherals including ADC, timers, and I/Os. Its Arm Cortex-A7 core includes L1 instruction/data caches (32 KB each) and a unified 128 KB L2 cache with NEON™ and TrustZone® extensions.
Security is enforced via dedicated TrustZone address space controller (TZC) for DDR, embedded tamper detection (12 pins, 5 active), BSEC OTP fuses (3072 bits), and hardware-accelerated cryptographic blocks: HASH (SHA-256/SHA-512), ECDSA verification, true RNG (6 triple oscillators), and PKA for asymmetric operations.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-A7 dual-core, up to 1 GHz - enables Linux-based real-time applications with deterministic interrupt latency under 1 µs. |
| Memory Interface | LPDDR2/LPDDR3-1066 or DDR3/DDR3L-1066 (16-bit bus, up to 1 Gbyte) - supports low-power mobile DRAM or cost-optimized industrial SDRAM. |
| Internal SRAM | 168 Kbytes total: 128 KB AXI SYSRAM + 32 KB AHB SRAM + 8 KB backup domain SRAM - enables fast context switching and RTC-critical data retention. |
| Ethernet | Gigabit MAC with IEEE 1588v2 hardware timestamping, MII/RMII/RGMII PHY interface - delivers sub-microsecond time synchronization for industrial automation. |
| Analog Peripherals | 1× 12-bit ADC (5 Msps), 1× temperature sensor, DFSDM (4-channel sigma-delta filter), VREFBUF - supports precision sensor acquisition without external signal conditioning. |
| Security | TrustZone® system-wide isolation, 12 tamper pins (5 active), 3072-bit fuses (96-bit UID), HASH/ECDSA/PKA accelerators - meets IEC 62443-3-3 SL2 requirements for secure firmware updates. |
| Package | TFBGA289 (9 × 9 mm, 0.5 mm pitch, B0EB marking) - compatible with standard PCB assembly processes and thermal vias for industrial ambient (–40°C to +125°C). |
Pinout & Package
STM32MP131DAF7 uses the TFBGA289 package (9 × 9 mm, 0.5 mm pitch, B0EB variant), with 289 solder balls arranged in a 17 × 17 grid (corner balls omitted). Thermal pad exposed on underside for enhanced heat dissipation in continuous operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDCORE | Core power supply | 1.0 V ±5% regulated input for CPU/SOC logic; requires low-noise ceramic decoupling within 3 mm of ball. |
| VDDQ_DDR | DDR I/O power | 1.2 V or 1.35 V supply for DDR data/address lines; must be sequenced after VDDCORE and before VDDIO. |
| NRST | Active-low reset input | Asynchronous reset assertion resets all domains; internal pull-up ensures safe boot if left unconnected. |
| ETH_MDIO / ETH_MDC | Ethernet management interface | IEEE 802.3-compliant MDIO/MDC pair for PHY configuration; supports auto-negotiation and link status polling. |
| ADC_IN0..7 | Analog input channels | Dedicated 8-channel 12-bit ADC inputs; support single-ended or differential sampling with programmable sampling time (1–239 cycles). |
| BOOT0 | Boot mode selection | High at power-on selects internal Flash boot; low selects external memory boot (eMMC/SD/NAND) - latched at POR. |
Key Features
| Feature | Design Value |
|---|---|
| TrustZone-enabled peripheral isolation | ETZPC enforces secure/non-secure access permissions per peripheral, enabling secure bootloader + Linux OS coexistence. |
| Dual-bus interconnect | AXI (266 MHz) + AHB (209 MHz) matrices eliminate bus contention between CPU, DMA, and high-speed peripherals like USB/Ethernet. |
| Hardware crypto acceleration | HASH engine supports SHA-256/SHA-512 at 100+ MB/s; PKA performs 2048-bit RSA sign/verify in <15 ms - accelerates TLS handshake. |
| Flexible clock architecture | 4 independent PLLs (fractional mode) allow simultaneous generation of precise clocks for Ethernet (125 MHz), audio (44.1/48 kHz), and USB (48 MHz) from one crystal. |
| Low-power retention modes | Standby mode retains DDR contents and RTC state while drawing <25 µA - enables instant resume in battery-backed gateways. |
Applications
| Industrial HMI Panel | Smart Building Gateway |
|---|---|
Use Scenario: Touch-enabled display controller managing HVAC, lighting, and access control via Modbus TCP and BACnet/IP. IC Role / Device Role / Timing Role: Main application processor executing Yocto Linux with Qt-based UI; Ethernet MAC handles real-time protocol stacks with IEEE 1588v2 timestamping. Use Value: Dual Cortex-A7 cores enable concurrent UI rendering and fieldbus protocol handling without RTOS overhead; 128 KB L2 cache reduces DDR bandwidth pressure by 35%. |
Use Scenario: Edge node aggregating sensor data (temperature, occupancy, CO₂) from LoRaWAN/Zigbee networks and forwarding to cloud via TLS-secured MQTT over Ethernet. IC Role / Device Role / Timing Role: Secure application host with hardware-rooted trust chain; DFSDM interfaces directly to sigma-delta sensors; HASH/RNG accelerates TLS 1.3 session keys. Use Value: On-chip crypto engines reduce CPU load by 40% during TLS handshakes; tamper detection prevents physical firmware extraction during field maintenance. |
| Programmable Logic Controller (PLC) | Medical Diagnostic Terminal |
Use Scenario: Compact PLC executing IEC 61131-3 ladder logic with deterministic I/O scanning over EtherCAT or PROFINET. IC Role / Device Role / Timing Role: Real-time Linux host with PREEMPT_RT patch; Ethernet MAC configured for PROFINET IRT with hardware timestamping and frame preemption. Use Value: Sub-1 µs Ethernet timestamp jitter enables cycle times down to 31.25 µs; 24 timers support precise PWM output for servo drive control. |
Use Scenario: Portable ultrasound or patient monitor displaying real-time waveforms, storing DICOM images locally, and transmitting alerts via encrypted Ethernet. IC Role / Device Role / Timing Role: Secure multimedia processor with SAI/SPDIF for audio feedback, SDMMC for local DICOM storage, and TrustZone-protected secure boot for FDA-compliant firmware validation. Use Value: 5 Msps ADC captures analog sensor signals without external oversampling; backup SRAM preserves critical alarm state during power loss. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar MPU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32MP157C-DK2 (eval board) | Higher-performance dual Cortex-A7 (up to 800 MHz), additional GPU (Vivante GC7000Lite), dual-display support, larger L2 cache (256 KB). | Targeted at GUI-rich applications (e.g., infotainment); lacks industrial-grade extended temperature rating (–40°C to +125°C) of STM32MP131DAF7. | Select when graphical performance outweighs thermal robustness and BOM cost sensitivity. |
| i.MX 8M Mini (NXP) | Quad Cortex-A53 + Cortex-M4, higher memory bandwidth (32-bit LPDDR4), integrated MIPI-CSI, but no TrustZone-peripheral controller or tamper pins. | Optimized for vision/audio edge AI; requires external secure element for comparable security assurance level. | Select for camera/audio preprocessing workloads where neural inference offload is prioritized over hardware-enforced peripheral isolation. |
Compared with STM32MP157C-DK2, STM32MP131DAF7 trades GPU capability for lower power and extended temperature reliability; versus i.MX 8M Mini, it provides integrated tamper protection and TZC-based DDR security without external components - reducing bill-of-materials and certification effort for industrial safety-critical designs.
Availability
STM32MP131DAF7 is available at Aetrix Electronics and suitable for industrial HMI, smart building gateways, and programmable logic controllers requiring stable component supply across multi-year production cycles and extended temperature operation.
Supply support for STM32MP131DAF7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and automotive-grade processors with ISO 9001 and IATF 16949 certified fabrication.
The STM32MP series targets Linux-capable embedded applications demanding hardware security, real-time responsiveness, and industrial environmental resilience - bridging the gap between microcontrollers and application processors.
FAQ
What is the maximum supported DDR memory capacity and type for STM32MP131DAF7?
The STM32MP131DAF7 supports up to 1 Gbyte of external DDR memory, including LPDDR2/LPDDR3-1066 (16-bit bus) and DDR3/DDR3L-1066 (16-bit bus). It does not support DDR4 or LPDDR4. Memory initialization is handled by the built-in DDR controller with configurable timing parameters aligned to JEDEC standards.
Does STM32MP131DAF7 include hardware support for IEEE 1588 Precision Time Protocol?
Yes - the integrated Ethernet MAC includes full IEEE 1588v2 hardware timestamping with sub-microsecond resolution, supporting PTP event message capture and correction for master/slave clock synchronization in industrial automation networks.
How is TrustZone security implemented beyond the CPU core in STM32MP131DAF7?
TrustZone extends beyond the Cortex-A7 core via dedicated peripherals: ETZPC enforces secure/non-secure access to all peripherals; TZC gates DDR accesses based on security state; BSEC manages secure OTP fuses; and tamper detection circuitry triggers zeroization of sensitive keys upon physical intrusion.
What are the thermal design requirements for TFBGA289 packaging in continuous operation?
The TFBGA289 package (B0EB) requires a minimum of 4 thermal vias under the central ground pad connected to an internal copper plane, with recommended PCB stack-up including 2 oz copper on inner layers. Junction-to-ambient thermal resistance (θJA) is 28.5°C/W in standard 4-layer board configuration per DS13878 Rev 7 Section 7.4.
STM32MP131DAF7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 320-TFBGA
- Series:
- STM32MP1
- Packaging:
- Tray
- Product Status:
- Active
- Core Processor:
- ARM® Cortex®-A7
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 1GHz
- Co-Processors/DSP:
- Multimedia; NEON™ SIMD
- RAM Controllers:
- DDR3, DDR3L, LPDDR2, LPDDR3
- Graphics Acceleration:
- Yes
- Display & Interface Controllers:
- LCD
- Ethernet:
- 10/100/1000Mbps (1)
- SATA:
- -
- USB:
- USB 2.0 (2)
- Voltage - I/O:
- 1.8V, 2.5V, 3.3V
- Operating Temperature:
- -40°C ~ 105°C (TJ)
- Grade:
- -
- Qualification:
- -
- Security Features:
- AES, ARM TZ, Boot Security, Cryptography, Secure Debug, SHA-1/2, Tamper Detection, TRNG, Volatile key Storage
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 320-TFBGA (11x11)
- Additional Interfaces:
- GPIO, I2C, I2S, IrDA, MMC/SD/SDIO, SAI, SPDIF, SPI, UART/USART, USB
STM32MP131DAF7 FAQ
1.How can I place an order for STM32MP131DAF7 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32MP131DAF7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32MP131DAF7 reliable?
The price and inventory of STM32MP131DAF7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32MP131DAF7 is usually 5 days.
3.What payment methods are accepted for STM32MP131DAF7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32MP131DAF7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32MP131DAF7?
STM32MP131DAF7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32MP131DAF7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32MP131DAF7?
For technical support, including STM32MP131DAF7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32MP131DAF7 requirements.
6.How does Aetrix verify that STM32MP131DAF7 is sourced from the original manufacturer or authorized distributors?
All STM32MP131DAF7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32MP131DAF7 meets industry standards.
7.What is the process for return or replacement of STM32MP131DAF7?
All STM32MP131DAF7 units undergo pre-shipment inspection (PSI). If there is an issue with STM32MP131DAF7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32MP131DAF7 part is unused and in its original packaging.
Return procedure for STM32MP131DAF7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32MP131DAF7 Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

