Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Embedded > Microprocessors

STMicroelectronics STM32MP131DAG7

Name: STM32MP131DAG7
Brand: STMicroelectronics
SKU: STM32MP131DAG7
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: STM32MP131DAG7

Manufacturer:: STMicroelectronics

Category:: Microprocessors

Package:: 289-TFBGA

Datasheet:: STM32MP131DAG7.pdf

Description:: Linear IC's

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,498

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

STM32MP131DAG7 from STMicroelectronics is a dual-core Arm® Cortex®-A7 microprocessor unit (MPU) operating up to 1 GHz, featuring TrustZone® security, 1× Gigabit Ethernet MAC (MII/RMII/RGMII), 1× 12-bit ADC (5 Msps), and 24 timers - deployed in industrial HMI, edge gateway, and smart building control systems requiring real-time Linux execution with hardware-isolated secure firmware.

For engineers reviewing the STM32MP131DAG7 datasheet, STM32MP131DAG7 pinout, STM32MP131DAG7 application, or STM32MP131DAG7 equivalent, key selection considerations include DDR3/LPDDR3 memory controller timing, TrustZone peripheral partitioning, Ethernet IEEE 1588v2 timestamping capability, and LFBGA289 (14 × 14 mm, 0.8 mm pitch) mechanical compatibility with thermal and signal-integrity constraints.

Technical Context

The STM32MP131DAG7 integrates two Arm Cortex-A7 cores with 32 KB I-cache/32 KB D-cache per core and a shared 128 KB L2 cache, supporting symmetric multiprocessing (SMP) Linux kernels. Its interconnect comprises a 64-bit AXI bus matrix (266 MHz) and 32-bit AHB matrix (209 MHz), enabling concurrent high-bandwidth DDR access and low-latency peripheral servicing.

Security is implemented via hardware-enforced TrustZone address space isolation, ETZPC peripheral protection, BSEC one-time programmable fuses (3072 bits), and dedicated cryptographic accelerators including HASH (SHA-256/SHA-512), ECDSA verification, and a true RNG with three oscillators - all accessible only in secure world context.

Key Specifications

Parameter	Value and Actual Design Meaning
CPU Core	Arm Cortex-A7 dual-core, up to 1 GHz - enables SMP Linux boot with deterministic real-time response for mixed-criticality applications.
Memory Interface	LPDDR2/LPDDR3-1066 or DDR3/DDR3L-1066 (16-bit, up to 1 Gbyte) - supports cost-optimized embedded DRAM with ECC-capable FMC for NAND/SRAM expansion.
Security	TrustZone® + ETZPC + BSEC OTP + HASH/ECDSA/RNG accelerators - provides hardware-rooted secure boot, encrypted firmware storage, and tamper-resistant key management.
Connectivity	1× Ethernet MAC/GMAC (IEEE 1588v2, MII/RMII/RGMII), 5× I2C, 4× UART/USART, 5× SPI, 2× SAI, SPDIFRX - enables deterministic time-synchronized industrial networking and multi-sensor audio acquisition.
Analog Peripherals	1× 12-bit ADC (5 Msps), 1× temperature sensor, DFSDM (4-channel sigma-delta filter), VREFBUF - supports precision analog sensing and motor current monitoring without external ADCs.
Power Management	1.71–3.6 V I/O supply (5 V-tolerant), on-chip LDOs (1.8 V USB, 1.1 V core), backup regulator (~0.9 V), DDR retention in Standby - enables single-rail system design with battery-backed RTC and fast wake-from-standby (<100 µs).
Package	LFBGA289 (14 × 14 mm, 0.8 mm pitch, B0ED marking) - meets IPC-7351B standard for automated assembly and thermal dissipation in convection-cooled industrial enclosures.

Pinout & Package

LFBGA289 package (14 × 14 mm, 0.8 mm ball pitch, B0ED variant) with 289 I/O balls arranged in 17 × 17 array; RoHS-compliant, ECOPACK2 certified; thermal pad exposed on underside for PCB heatsinking.

Pin/Terminal	Circuit Role	Design Meaning
VDDCORE	Core power supply	1.1 V nominal supply for CPU and L1/L2 caches; requires low-noise decoupling within 5 mm of ball for stable 1 GHz operation.
VDDIO_1	I/O bank 1 supply	1.71–3.6 V configurable rail for GPIOs PA0–PA15, PB0–PB15; supports 5 V-tolerant logic interfacing to legacy peripherals.
ETH_MDC	Ethernet management data clock	Open-drain output driving IEEE 802.3 MDIO bus; requires 2.2 kΩ pull-up to VDDIO for PHY register access during link initialization.
ETH_MDIO	Ethernet management data I/O	Bidirectional MDIO line shared across multiple PHYs; slew-rate controlled to meet IEEE 802.3 clause 22 timing for auto-negotiation.
ETH_RX_CLK	Ethernet receive clock input	25 MHz reference clock sourced from external PHY or crystal oscillator; routed as length-matched differential pair to minimize skew in RMII mode.
NRST	Active-low reset input	Asynchronous reset assertion resets all domains; internal pull-up ensures safe state at power-on; minimum pulse width 20 ns per datasheet Section 6.3.18.

Key Features

Feature	Design Value
Dual Cortex-A7 with L2 cache	Enables SMP Linux with <50 µs interrupt latency and deterministic scheduling for real-time control loops alongside GUI rendering.
TrustZone + ETZPC + BSEC	Hardware-enforced separation between secure firmware (e.g., bootloader, crypto keys) and non-secure OS/application code - eliminates software-only attack surface.
IEEE 1588v2 hardware timestamping	Sub-100 ns precision timestamp insertion/removal in Ethernet frames - essential for synchronized motion control and industrial time-sensitive networking (TSN).
DFSDM with 4 channels	Direct interface to sigma-delta modulators (e.g., current sensors) without external digital isolators - reduces BOM count and improves EMI immunity in motor drives.
DDR retention in Standby	Preserves full DDR contents while CPU and peripherals are powered down - enables <10 ms resume-to-application state for rapid system wake-up in battery-powered gateways.

Applications

Industrial HMI

Edge Gateway

Use Scenario: Touch-enabled panel PC controlling PLCs and VFDs in factory automation cells.

IC Role / Device Role / Timing Role: Main application processor running Qt-based UI and real-time EtherCAT master stack; Ethernet MAC handles deterministic cycle synchronization.

Use Value: Dual Cortex-A7 + IEEE 1588v2 enables sub-millisecond jitter control for synchronized servo axis coordination without external timing hardware.

Use Scenario: Field-deployed cellular-connected gateway aggregating Modbus RTU, CAN, and BLE sensor data for cloud telemetry.

IC Role / Device Role / Timing Role: Central MPU managing multi-protocol bridging, TLS encryption, and local rule-based decisioning; USB OTG hosts cellular modem firmware updates.

Use Value: Integrated HASH/RNG accelerators reduce CPU load by >40% during TLS handshake, extending battery life in solar-powered remote deployments.

Smart Building Controller

Audio-Enabled IoT Node

Use Scenario: HVAC zone controller with occupancy sensing, CO₂ monitoring, and BACnet/IP network interface.

IC Role / Device Role / Timing Role: Real-time Linux host executing PID loop control, ADC sampling of temperature/humidity sensors, and Ethernet-based BACnet/IP messaging.

Use Value: 12-bit ADC (5 Msps) oversamples thermistor inputs at 10 kHz, achieving ±0.1°C measurement resolution without external signal conditioning.

Use Scenario: Voice-controlled smart lighting node with far-field microphone array and local wake-word detection.

IC Role / Device Role / Timing Role: Audio processing hub using SAI1/SAI2 for I2S microphone input and SPDIFRX for multi-room sync; DFSDM filters PDM mic streams.

Use Value: Dual SAI interfaces support simultaneous stereo capture (2× I2S) and playback (1× I2S + 1× SPDIF), enabling full-duplex voice interaction with <20 ms end-to-end latency.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-core Cortex-A7 MPU applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
STM32MP157C-DK2 (MPU + dev board)	Higher-performance dual Cortex-A7 (800 MHz → 1 GHz), adds GPU (Vivante GC7000Lite), PCIe, dual-display support; larger TFBGA320 package.	Targeted at rich GUI applications (e.g., medical displays, infotainment); lacks SPDIFRX and has reduced DFSDM channel count (2 vs. 4).	Select when display acceleration or PCIe expansion is required; avoid if SPDIF audio sync or sigma-delta sensor density is critical.
i.MX 8M Mini (NXP)	Quad Cortex-A53 + Cortex-M4, supports LPDDR4, includes MIPI-CSI, but no integrated Ethernet MAC with IEEE 1588v2; different security model (CAAM vs. TrustZone+ETZPC).	Optimized for vision/AI edge inference; requires external PHY for IEEE 1588v2 timestamping, increasing BOM and layout complexity.	Prefer for camera-based analytics; choose STM32MP131DAG7 when deterministic Ethernet timing and minimal external components are prioritized.

Compared with STM32MP157C-DK2 and i.MX 8M Mini, the STM32MP131DAG7 delivers optimal balance of deterministic Ethernet timing, integrated sigma-delta filtering, and compact LFBGA289 footprint - making it the preferred choice for resource-constrained industrial controllers where BOM cost, thermal envelope, and IEEE 1588v2 accuracy are decisive.

Availability

STM32MP131DAG7 is available at Aetrix Electronics and suitable for industrial HMI, edge gateway, and smart building controller applications requiring stable component supply, long-term lifecycle commitment, and traceable sourcing through ST's qualified distribution network.

Supply support for STM32MP131DAG7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and automotive-grade processors with ISO 9001 and IATF 16949 certification.

The STM32MP series targets heterogeneous computing for industrial and IoT edge devices, combining Linux-capable application cores with real-time microcontroller subsystems - designed specifically for deterministic control, secure firmware updates, and low-power always-on connectivity.

FAQ

What boot sources does the STM32MP131DAG7 support?

The STM32MP131DAG7 supports boot from eMMC, SD card, Quad-SPI NOR flash, NAND flash (with 8-bit ECC), and USB device mode. Boot mode is selected via BOOT pins (PB2, PB10, PB11) at power-on reset; internal ROM loader validates signed images using PKA and HASH before transferring control to FSBL.

Does the STM32MP131DAG7 include hardware virtualization support?

No, the STM32MP131DAG7 does not include ARM Virtualization Extensions (VHE). It relies on software-based hypervisors or containerized Linux environments for workload isolation; however, its TrustZone implementation provides hardware-enforced separation between secure and non-secure worlds for firmware and OS-level security boundaries.

Can the STM32MP131DAG7 operate without external DDR memory?

No - the STM32MP131DAG7 requires external DDR memory (LPDDR2/LPDDR3 or DDR3/DDR3L) for main application code and Linux kernel execution. Its 168 KB internal SRAM is insufficient for full OS operation and is reserved for secure monitor, bootloaders, and real-time tasks; DDR is mandatory for functional boot.

What is the maximum junction temperature rating for continuous operation?

The STM32MP131DAG7 LFBGA289 package is rated for continuous operation up to 105 °C junction temperature (T_J) under specified thermal conditions (θ_JA = 22.5 °C/W, 4-layer PCB with 1 oz copper and 20% copper pour). Derating applies above 85 °C ambient; thermal pad soldering and 6+ vias to internal ground planes are required to maintain reliability.

STM32MP131DAG7 Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Package/Case:: 289-TFBGA

Series:: STM32MP1

Packaging:: Tray

Product Status:: Active

Core Processor:: ARM® Cortex®-A7

Number of Cores/Bus Width:: 1 Core, 32-Bit

Speed:: 1GHz

Co-Processors/DSP:: Multimedia; NEON™ SIMD

RAM Controllers:: DDR3, DDR3L, LPDDR2, LPDDR3

Graphics Acceleration:: Yes

Display & Interface Controllers:: LCD

Ethernet:: 10/100/1000Mbps (1)

SATA:: -

USB:: USB 2.0 (2)

Voltage - I/O:: 1.8V, 2.5V, 3.3V

Operating Temperature:: -40°C ~ 105°C (TJ)

Grade:: -

Qualification:: -

Security Features:: AES, ARM TZ, Boot Security, Cryptography, Secure Debug, SHA-1/2, Tamper Detection, TRNG, Volatile key Storage

Mounting Type:: Surface Mount

Supplier Device Package:: 289-TFBGA (9x9)

Additional Interfaces:: GPIO, I2C, I2S, IrDA, MMC/SD/SDIO, SAI, SPDIF, SPI, UART/USART, USB

STM32MP131DAG7 FAQ

1.How can I place an order for STM32MP131DAG7 through Aetrix?

Please submit a Request for Quotation (RFQ) for STM32MP131DAG7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for STM32MP131DAG7 reliable?

The price and inventory of STM32MP131DAG7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32MP131DAG7 is usually 5 days.

3.What payment methods are accepted for STM32MP131DAG7?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32MP131DAG7 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for STM32MP131DAG7?

STM32MP131DAG7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your STM32MP131DAG7 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for STM32MP131DAG7?

For technical support, including STM32MP131DAG7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32MP131DAG7 requirements.

6.How does Aetrix verify that STM32MP131DAG7 is sourced from the original manufacturer or authorized distributors?

All STM32MP131DAG7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32MP131DAG7 meets industry standards.

7.What is the process for return or replacement of STM32MP131DAG7?

All STM32MP131DAG7 units undergo pre-shipment inspection (PSI). If there is an issue with STM32MP131DAG7, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The STM32MP131DAG7 part is unused and in its original packaging.

Return procedure for STM32MP131DAG7:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…