Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Embedded > Microprocessors

STMicroelectronics STM32MP133CAF3

Name: STM32MP133CAF3
Brand: STMicroelectronics
SKU: STM32MP133CAF3
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: STM32MP133CAF3

Manufacturer:: STMicroelectronics

Category:: Microprocessors

Package:: 320-TFBGA

Datasheet:: STM32MP133CAF3.pdf

Description:: Linear IC's

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,800

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

STM32MP133CAF3 from STMicroelectronics is a dual-core Arm® Cortex®-A7 microprocessor operating up to 1 GHz, integrating dual Ethernet MACs (IEEE 1588v2), dual CAN FD controllers, two 12-bit ADCs (5 Msps), hardware crypto acceleration (AES-128/192/256, SHA-256/512, PKA), and TrustZone®-enabled secure boot. It targets industrial HMI, edge gateway, and smart building control systems requiring real-time connectivity, deterministic I/O, and secure firmware execution.

For engineers reviewing the STM32MP133CAF3 datasheet, STM32MP133CAF3 pinout, STM32MP133CAF3 application, or STM32MP133CAF3 equivalent, key selection criteria include DDR3/LPDDR3 memory interface timing, CAN FD bit-rate configurability, TrustZone peripheral partitioning, and thermal performance in TFBGA289 (9 × 9 mm, 0.5 mm pitch) packaging.

Technical Context

The STM32MP133CAF3 implements a heterogeneous dual-Cortex-A7 subsystem with 128 KB unified L2 cache, Arm NEON™ for signal processing, and TrustZone® for hardware-enforced secure/non-secure world isolation. Its interconnect comprises a 64-bit AXI bus matrix (266 MHz) and 32-bit AHB matrix (209 MHz), enabling concurrent high-bandwidth peripheral access.

Security architecture includes BSEC OTP fuses (3072-bit, 96-bit UID), tamper detection on 12 pins (5 active), AES-256 on-the-fly DRAM encryption, and dedicated cryptographic accelerators for HASH, CRYP, SAES, and PKA - all accessible only from secure world via TZC-managed DDR address space.

Key Specifications

Parameter	Value and Actual Design Meaning
CPU Core	Dual Arm® Cortex®-A7 @ up to 1 GHz - enables Linux-capable real-time application processing with NEON SIMD support.
Memory Interface	16-bit DDR3/DDR3L-1066 or LPDDR2/LPDDR3-1066 - supports up to 1 Gbyte external SDRAM with ECC-capable FMC.
Secure Peripherals	TrustZone®-protected peripherals + 12 tamper pins + BSEC OTP - enforces secure boot chain and runtime isolation of sensitive firmware.
Communication	2× CAN FD (up to 5 Mbit/s), 2× Gigabit Ethernet (MII/RMII/RGMII, IEEE 1588v2), 5× I2C, 8× UART/USART - meets industrial fieldbus and time-sensitive networking requirements.
Analog & Timing	2× 12-bit ADC (5 Msps), 24 timers including 2× 32-bit quadrature encoder timers - supports motor control feedback and precision sensor acquisition.
Crypto Acceleration	AES-128/192/256, SHA-256/512, HMAC, PKA (ECC/RSA), TRNG (6 oscillators) - offloads TLS 1.3 handshake and firmware signature verification.
Package	TFBGA289 (9 × 9 mm, 0.5 mm pitch) - optimized for compact industrial PCB layouts with thermal pad for conduction cooling.

Pinout & Package

STM32MP133CAF3 is housed in a 289-ball TFBGA package (ST part code B0EB), with 0.5 mm ball pitch and exposed thermal pad. Pin functions are defined across five voltage domains (VDDCORE, VDDIO, VDDUSB, VDDA, VBAT) and support multiple alternate functions per pin (AF0–AF15).

Pin/Terminal	Circuit Role	Design Meaning
VDDCORE	Core power supply	1.0 V ±5% input for CPU and L2 cache - requires low-noise regulation and local decoupling near package corner balls.
VDDIO_1	I/O bank 1 supply	1.71–3.6 V tolerant supply for GPIOs PB0–PB15, PC0–PC15 - enables direct interfacing with 3.3 V or 1.8 V logic without level shifters.
ETH1_RX_CLK	Ethernet PHY receive clock input	25 MHz differential clock input for RMII/MII mode - must meet 100 ps skew tolerance relative to ETH1_RXD[0:3].
FDCAN1_TX	CAN FD transmit output	High-speed differential driver (ISO 11898-1 compliant) - requires 120 Ω termination at far end and <10 cm trace length for >2 Mbit/s operation.
ADC1_IN0	Analog input channel 0	Single-ended 12-bit ADC input with internal 1.2 V reference - supports 5 Msps sampling when paired with DMA and DFSDM pre-filtering.
BOOT0	Boot mode selection	Active-high strap pin sampled at reset - determines boot source (FSMC, QSPI, SDMMC, USB) and must be pulled low via 10 kΩ resistor for normal operation.

Key Features

Feature	Design Value
Arm TrustZone® Security	Hardware-enforced isolation between secure OS (OP-TEE) and non-secure Linux - enables certified secure firmware updates and encrypted key storage in SRAM.
Dual Ethernet with IEEE 1588v2	Hardware timestamping and PTP event message handling in MAC - eliminates software jitter for sub-microsecond time synchronization in industrial automation.
On-the-fly DRAM Encryption	AES-128 encryption/decryption applied transparently to all DDR accesses - prevents cold-boot attacks without CPU overhead or memory bandwidth penalty.
Flexible Memory Controller (FMC)	Supports SLC NAND with 8-bit ECC and NOR/PSRAM with asynchronous burst - enables boot-from-NAND and legacy display controller interfacing.
Audio Subsystem	2× SAI interfaces + SPDIFRX + I2S-capable SPI - allows simultaneous stereo playback, PDM microphone capture, and digital audio input from professional AV equipment.

Applications

Industrial HMI Panel

Smart Building Gateway

Use Scenario: Touch-enabled wall-mounted control panel managing HVAC, lighting, and access control across multi-floor facilities.

IC Role / Device Role / Timing Role: Main application processor running embedded Linux with Qt-based GUI, coordinating CAN FD fieldbus communication and real-time ADC monitoring of ambient sensors.

Use Value: Dual Cortex-A7 cores handle UI rendering and protocol stack concurrently; TrustZone isolates secure credential storage from untrusted web services.

Use Scenario: Edge gateway aggregating Modbus RTU, BACnet MS/TP, and KNX data into MQTT payloads for cloud telemetry.

IC Role / Device Role / Timing Role: Protocol translation hub with dual Ethernet ports (one for LAN, one for upstream fiber), CAN FD for legacy HVAC controllers, and hardware crypto for TLS 1.3 tunneling.

Use Value: IEEE 1588v2 sync ensures deterministic timestamping of sensor events; AES-256 DRAM encryption protects tenant occupancy data in transit and at rest.

Programmable Logic Controller (PLC)

Medical Infusion Pump Controller

Use Scenario: DIN-rail mounted PLC executing IEC 61131-3 ladder logic while driving stepper motors and reading safety-rated limit switches.

IC Role / Device Role / Timing Role: Real-time control engine using 32-bit quadrature timers for position tracking and dual CAN FD for distributed I/O modules.

Use Value: LPLV-Stop2 low-power mode (<5 µA) enables battery-backed operation during mains failure; tamper pins detect enclosure intrusion for SIL-2 compliance.

Use Scenario: FDA-cleared infusion pump with pressure sensing, flow rate control, and wireless alarm reporting via BLE/Wi-Fi co-processor.

IC Role / Device Role / Timing Role: Safety-critical host processor validating analog pressure/flow signals via dual ADCs, enforcing dose limits via secure RTC and watchdog supervision.

Use Value: Independent watchdogs (IWDG1/IWDG2) provide redundant fault detection; CRC unit validates firmware integrity before each boot cycle.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-core Arm Cortex-A7 microprocessor applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
NXP i.MX 8M Mini (LPC55S69)	Quad-core Cortex-A53 + Cortex-M33; lacks integrated CAN FD and IEEE 1588v2 Ethernet; higher power envelope (12 W vs. 2.5 W typical).	Better suited for multimedia-rich UIs but requires external CAN FD transceivers and external PTP hardware for time-critical networking.	Select when video decode capability or M33 co-processor for real-time tasks outweighs CAN FD integration and lower thermal footprint.
Renesas RZ/G2L (R9A07G043L2)	Single Cortex-A55 + Cortex-M33; supports CAN FD and Ethernet but no TrustZone-based secure boot; limited crypto acceleration (no PKA/ECC).	Targeted at cost-sensitive gateways where security certification (e.g., PSA Level 2) is not required and Linux + RTOS coexistence is needed.	Select when budget constraints dominate and hardware root-of-trust is managed externally via discrete secure element.

Compared with i.MX 8M Mini and RZ/G2L, the STM32MP133CAF3 delivers tighter integration of industrial I/O (CAN FD, IEEE 1588v2, tamper detection), lower thermal design power, and certified TrustZone security - making it optimal for space-constrained, safety-aware edge nodes requiring no external security ICs.

Availability

STM32MP133CAF3 is available at Aetrix Electronics and suitable for industrial HMI, smart building gateways, and medical device controllers requiring stable component supply, long-term lifecycle assurance, and full documentation traceability.

Supply support for STM32MP133CAF3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, MEMS sensors, and automotive-grade processors.

The STM32MP series targets Linux-capable embedded applications demanding real-time responsiveness, hardware security, and industrial interface integration - bridging the gap between MCU simplicity and MPU performance.

FAQ

What boot sources does the STM32MP133CAF3 support?

The STM32MP133CAF3 supports boot from Quad-SPI flash, eMMC/SD card, NAND flash via FMC, and USB device mode. Boot mode is selected by BOOT0 and BOOT1 pins at reset, with configuration stored in BSEC OTP. External memory boot requires valid FSBL (First Stage Boot Loader) signed with ST's public key for secure boot enforcement.

Does the STM32MP133CAF3 require an external PMIC?

No - the STM32MP133CAF3 integrates on-chip LDOs for USB PHY (1.8 V), core (1.1 V), and backup domain (~0.9 V), plus POR/PDR/BOR and voltage/frequency monitoring. However, a companion PMIC (e.g., STPMIC1) is recommended for multi-rail sequencing, dynamic voltage scaling, and enhanced thermal management in production systems.

How is TrustZone® implemented on this device?

TrustZone® is implemented via hardware-enforced memory and peripheral partitioning: the TZC (TrustZone Address Space Controller) gates DDR access, ETZPC (Embedded TrustZone Protection Controller) locks peripheral registers, and secure monitor mode handles world switches. All secure firmware must execute from internal AXI SYSRAM or encrypted DDR, with keys protected in 256-bit HUK fuses.

What is the maximum DDR3L speed supported?

The STM32MP133CAF3 supports DDR3L-1066 (533 MHz clock, 1066 MT/s data rate) in 16-bit configuration with configurable read/write leveling and 8-bit ECC. Timing parameters are validated per JEDEC JESD79-4 specification, and initialization requires precise VREF calibration via internal voltage reference buffer (VREFBUF).

STM32MP133CAF3 Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Package/Case:: 320-TFBGA

Series:: STM32MP1

Packaging:: Tray

Product Status:: Active

Core Processor:: ARM® Cortex®-A7

Number of Cores/Bus Width:: 1 Core, 32-Bit

Speed:: 650MHz

Co-Processors/DSP:: Multimedia; NEON™ SIMD

RAM Controllers:: DDR3, DDR3L, LPDDR2, LPDDR3

Graphics Acceleration:: Yes

Display & Interface Controllers:: LCD

Ethernet:: 10/100/1000Mbps (2)

SATA:: -

USB:: USB 2.0 (2)

Voltage - I/O:: 1.8V, 2.5V, 3.3V

Operating Temperature:: -40°C ~ 125°C (TJ)

Grade:: -

Qualification:: -

Security Features:: AES, ARM TZ, Boot Security, Cryptography, Secure Debug, SHA-1/2, Tamper Detection, TRNG, Volatile key Storage

Mounting Type:: Surface Mount

Supplier Device Package:: 320-TFBGA (11x11)

Additional Interfaces:: CANbus, GPIO, I2C, I2S, IrDA, MMC/SD/SDIO, SAI, SPDIF, SPI, UART/USART

STM32MP133CAF3 FAQ

1.How can I place an order for STM32MP133CAF3 through Aetrix?

Please submit a Request for Quotation (RFQ) for STM32MP133CAF3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for STM32MP133CAF3 reliable?

The price and inventory of STM32MP133CAF3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32MP133CAF3 is usually 5 days.

3.What payment methods are accepted for STM32MP133CAF3?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32MP133CAF3 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for STM32MP133CAF3?

STM32MP133CAF3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your STM32MP133CAF3 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for STM32MP133CAF3?

For technical support, including STM32MP133CAF3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32MP133CAF3 requirements.

6.How does Aetrix verify that STM32MP133CAF3 is sourced from the original manufacturer or authorized distributors?

All STM32MP133CAF3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32MP133CAF3 meets industry standards.

7.What is the process for return or replacement of STM32MP133CAF3?

All STM32MP133CAF3 units undergo pre-shipment inspection (PSI). If there is an issue with STM32MP133CAF3, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The STM32MP133CAF3 part is unused and in its original packaging.

Return procedure for STM32MP133CAF3:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…