Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Embedded > Microprocessors

STMicroelectronics STM32MP135AAG3

Name: STM32MP135AAG3
Brand: STMicroelectronics
SKU: STM32MP135AAG3
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: STM32MP135AAG3

Manufacturer:: STMicroelectronics

Category:: Microprocessors

Package:: -

Datasheet:: STM32MP135AAG3.pdf

Description:: 32-BIT ARM CORTEX-A7 650MHZ MPU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:150

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

STM32MP135AAG3 from STMicroelectronics is a dual-core Arm® Cortex®-A7 microprocessor operating up to 1 GHz, integrating LCD-TFT controller, dual CAN FD interfaces, dual 10/100/1000 Ethernet MACs, dual 12-bit ADCs (5 Msps), and TrustZone® security. It supports LPDDR3-1066/DDR3L-1066 external memory and targets industrial HMI, edge gateway, and secure IoT gateway applications.

For engineers reviewing the STM32MP135AAG3 datasheet, STM32MP135AAG3 pinout, STM32MP135AAG3 application, or STM32MP135AAG3 equivalent, key selection criteria include dual Cortex-A7 performance with hardware virtualization support, integrated display and camera interface (8–16-bit, 120 MHz pixel clock), CAN FD + IEEE 1588v2 Ethernet timing, and TrustZone-enabled peripheral isolation for secure boot and runtime protection.

Technical Context

The STM32MP135AAG3 implements a heterogeneous dual-core Arm Cortex-A7 subsystem with 128 KB unified L2 cache, NEON™ SIMD, and TrustZone® for secure world/non-secure world partitioning. Its interconnect comprises a 64-bit AXI bus matrix (266 MHz) and 32-bit AHB matrix (209 MHz), enabling concurrent high-bandwidth access to DDR, SRAM, and peripherals.

It integrates two independent FDCAN controllers compliant with ISO 11898-1:2015 (CAN FD), supporting data rates up to 5 Mbit/s and flexible bit-rate switching. The dual Ethernet MAC/GMAC blocks support MII/RMII/RGMII PHY interfaces and IEEE 1588v2 hardware timestamping for deterministic industrial networking.

Key Specifications

Parameter	Value and Actual Design Meaning
CPU Core	Dual Arm Cortex-A7 @ up to 1 GHz with NEON and TrustZone - enables Linux-capable real-time processing with hardware-enforced security domains.
Memory Interface	LPDDR2/LPDDR3-1066 or DDR3/DDR3L-1066 (16-bit, up to 1 Gbyte) - supports low-power mobile DRAM or cost-optimized industrial SDRAM.
Graphics & Display	LCD-TFT controller with RGB888, up to WXGA@60 fps or Full HD@30 fps, 90 MHz pixel clock - drives high-resolution industrial panels without external GPU.
Connectivity	2× FDCAN, 2× Gigabit Ethernet MAC (IEEE 1588v2), 5× I2C, 8× UART/USART, 5× SPI, 2× SDMMC - meets industrial fieldbus, time-sensitive networking, and multi-sensor aggregation needs.
Analog Peripherals	2× 12-bit ADCs (5 Msps max), 1× temperature sensor, 1× DFSDM (4-channel sigma-delta filter) - enables precision analog sensing and motor control feedback.
Security	TrustZone address space controller (TZC), ETZPC, BSEC OTP, ECDSA verification, HASH (SHA-256/512), RNG - provides root-of-trust for secure boot, firmware update, and encrypted data path.
Package	TFBGA289 (9 × 9 mm, 0.5 mm pitch) - compact footprint suitable for space-constrained industrial gateways and HMIs.

Pinout & Package

STM32MP135AAG3 is housed in a TFBGA289 package (9 × 9 mm, 0.5 mm pitch, B0EB variant), RoHS-compliant and ECOPACK2 certified. Ball mapping follows ST's standardized STM32MP13x pinout definition with dedicated power domains (VDDCORE, VDDCPU, VDDQ_DDR), multiple I/O banks (GPIOA–GPIOH), and dedicated high-speed interface lanes (ETH, FDCAN, SDMMC, DCMIPP).

Pin/Terminal	Circuit Role	Design Meaning
VDDCORE	Core power supply	1.0 V ±5% supply for CPU and L1/L2 cache - requires low-noise regulation and local decoupling for stable 1 GHz operation.
VDDCPU	CPU voltage domain	Independent 1.0 V supply for Cortex-A7 cores - enables dynamic voltage scaling during frequency transitions.
VDDQ_DDR	DDR I/O supply	1.2 V or 1.35 V supply for DDR interface - matches LPDDR3/DDR3L voltage requirements and ensures signal integrity.
PA0–PA15	General-purpose I/O bank A	16 secure GPIOs with interrupt/wakeup capability - used for system control signals, status LEDs, or button inputs in industrial designs.
ETH1_RXD0–ETH1_TXC	Gigabit Ethernet MAC1 physical interface	Dedicated RGMII/MII pins supporting 10/100/1000 Mbps - enables direct connection to Ethernet PHY without level-shifting.
FDCAN1_TX/FDCAN1_RX	CAN FD controller 1 differential pair	High-speed CAN FD transceiver interface (up to 5 Mbit/s) - supports automotive and industrial CAN-based diagnostics and control networks.
DCMIPP_D0–D15	Digital camera interface data bus	16-bit parallel input supporting 3 Mpix@30 fps color capture - connects directly to CMOS image sensors for machine vision edge nodes.
LTDC_R0–R7, G0–G7, B0–B7	LCD-TFT RGB data bus	24-bit RGB888 output driving WXGA or Full HD panels - eliminates need for external display bridge ICs.

Key Features

Feature	Design Value
Arm TrustZone® + ETZPC	Hardware-enforced isolation between secure and non-secure software execution, protecting cryptographic keys and boot firmware from OS-level compromise.
Dual Cortex-A7 with L2 cache	Enables asymmetric multiprocessing (AMP) or symmetric multiprocessing (SMP) Linux deployment while maintaining deterministic real-time response via dedicated timer and interrupt routing.
Integrated LCD-TFT + camera interface	Reduces BOM count by eliminating external display controller and image processor - supports simultaneous display output and vision preprocessing in single-chip HMI solutions.
IEEE 1588v2 hardware timestamping	Sub-microsecond time synchronization across distributed Ethernet nodes - essential for industrial PLC coordination and time-critical motion control.
FDCAN with protocol acceleration	Offloads CAN FD message filtering, buffering, and bit-rate switching from CPU - improves bandwidth efficiency in high-node-count vehicle or factory networks.

Applications

Industrial HMI

Edge Gateway

Use Scenario: Touchscreen operator interface for PLC-controlled machinery with local data logging and remote diagnostics.

IC Role / Device Role / Timing Role: Main application processor running Linux Qt-based UI, managing display refresh (60 fps), touch controller I2C, and real-time CAN FD communication with actuators.

Use Value: Integrated LTDC and FDCAN eliminate external bridge ICs and reduce latency between display updates and control loop responses.

Use Scenario: Protocol translation hub aggregating Modbus RTU, CAN FD, and EtherNet/IP traffic into MQTT/HTTPS cloud uplinks.

IC Role / Device Role / Timing Role: Dual Cortex-A7 handles concurrent protocol stacks (Linux userspace daemons) while hardware accelerators (HASH, RNG) secure TLS handshakes and firmware OTA updates.

Use Value: On-chip TrustZone isolates cloud agent from fieldbus drivers, preventing lateral movement during cyberattacks targeting legacy industrial protocols.

Secure IoT Gateway

Machine Vision Edge Node

Use Scenario: Cellular-connected gateway for smart metering infrastructure requiring tamper detection, secure boot, and encrypted firmware updates.

IC Role / Device Role / Timing Role: Secure boot ROM validates signed bootloader using ECDSA; BSEC fuses store unique device ID and cryptographic keys; tamper pins detect enclosure breach.

Use Value: 3072-bit eFuses with 96-bit UID enable hardware-rooted identity binding - satisfies NIST SP 800-193 and IEC 62443-3-3 compliance requirements.

Use Scenario: Compact vision system capturing and preprocessing images from conveyor-belt inspection cameras before sending feature vectors to cloud AI.

IC Role / Device Role / Timing Role: DCMIPP pipeline performs Bayer demosaicing and noise reduction; dual ADCs sample analog sensor signals; SAI interfaces audio alerts.

Use Value: Parallel 16-bit camera interface (120 MHz pixel clock) captures 5 Mpix@15 fps monochrome video - sufficient for OCR and defect detection at production line speeds.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-core application processor applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
NXP i.MX 8M Mini (LPC55S69)	Quad-core Cortex-A53 + Cortex-M4; lacks integrated LCD-TFT controller and FDCAN; higher power envelope (up to 4 W).	Better for multimedia-rich UIs with Android; less suitable for CAN FD–centric industrial control where STM32MP135AAG3 offers tighter integration.	Select when needing higher UI performance and Android compatibility; avoid if CAN FD, TrustZone-peripheral isolation, or low-power standby (<100 µA) are critical.
Renesas RZ/G2L (R9A07G043L2)	Dual Cortex-A55 + Cortex-M33; includes LVDS display output but no native FDCAN; supports DDR4 instead of LPDDR3.	Stronger for automotive infotainment with ASIL-B functional safety; weaker for industrial CAN FD fieldbus integration and cost-sensitive HMI designs.	Prefer for automotive-grade reliability and DDR4 scalability; choose STM32MP135AAG3 for industrial CAN FD + Ethernet time-sync convergence in one die.

Compared with i.MX 8M Mini and RZ/G2L, the STM32MP135AAG3 delivers superior integration of industrial connectivity (FDCAN + IEEE 1588v2 Ethernet), lower active power (typ. 1.2 W @ 1 GHz), and hardware-enforced peripheral security - making it optimal for cost-sensitive, safety-aware edge gateways where display and fieldbus coexist on a single SoC.

Availability

STM32MP135AAG3 is available at Aetrix Electronics and suitable for industrial HMI, edge gateway, and secure IoT gateway applications requiring stable component supply, long-term availability, and full lifecycle support through 2030.

Supply support for STM32MP135AAG3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and automotive semiconductors with over 40 years of industrial IP heritage.

The STM32MP series targets Linux-capable microprocessors for industrial and IoT edge devices, emphasizing security, mixed-signal integration, and long-lifecycle support - bridging the gap between MCU simplicity and MPU performance.

FAQ

What boot sources does the STM32MP135AAG3 support?

The STM32MP135AAG3 supports boot from eMMC, SD card, Quad-SPI NOR/NAND flash, NAND flash with BCH ECC, and USB device mode. Boot mode is selected via BOOT pins (PB2, PB3, PC13, PC14) at power-on reset, and the first-stage bootloader (FSBL) executes from internal ROM with configurable fallback sequences.

Does the STM32MP135AAG3 include hardware virtualization support?

Yes - the dual Cortex-A7 cores implement Arm Virtualization Extensions (VirtExt), enabling hypervisor-based partitioning of Linux and real-time OS environments. This is complemented by TrustZone® for secure world isolation and TZC for DDR memory region protection, allowing concurrent secure and non-secure VMs.

What is the maximum resolution and frame rate supported by the LCD-TFT controller?

The LTDC supports up to WXGA (1366 × 768) at 60 fps or Full HD (1920 × 1080) at 30 fps with RGB888 color depth and a maximum pixel clock of 90 MHz. It includes two programmable layers (one secured), alpha blending, and color LUT for gamma correction - sufficient for industrial panel displays without external timing controllers.

How is CAN FD implemented - is external transceiver required?

The STM32MP135AAG3 integrates dual FDCAN controllers compliant with ISO 11898-1:2015, but requires external CAN FD transceivers (e.g., ST TJA144x, TI TCAN1042) for physical layer signaling. The controller handles protocol logic, bit-rate switching, and message filtering; transceiver selection must match bus voltage (12 V/24 V) and ESD requirements per IEC 61000-4-2.

STM32MP135AAG3 Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Package/Case:: -

Series:: -

Packaging:: Tray

Product Status:: Active

Core Processor:: -

Number of Cores/Bus Width:: -

Speed:: -

Co-Processors/DSP:: -

RAM Controllers:: -

Graphics Acceleration:: -

Display & Interface Controllers:: -

Ethernet:: -

SATA:: -

USB:: -

Voltage - I/O:: -

Operating Temperature:: -

Grade:: -

Qualification:: -

Security Features:: -

Mounting Type:: -

Supplier Device Package:: -

Additional Interfaces:: -

STM32MP135AAG3 FAQ

1.How can I place an order for STM32MP135AAG3 through Aetrix?

Please submit a Request for Quotation (RFQ) for STM32MP135AAG3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for STM32MP135AAG3 reliable?

The price and inventory of STM32MP135AAG3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32MP135AAG3 is usually 5 days.

3.What payment methods are accepted for STM32MP135AAG3?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32MP135AAG3 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for STM32MP135AAG3?

STM32MP135AAG3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your STM32MP135AAG3 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for STM32MP135AAG3?

For technical support, including STM32MP135AAG3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32MP135AAG3 requirements.

6.How does Aetrix verify that STM32MP135AAG3 is sourced from the original manufacturer or authorized distributors?

All STM32MP135AAG3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32MP135AAG3 meets industry standards.

7.What is the process for return or replacement of STM32MP135AAG3?

All STM32MP135AAG3 units undergo pre-shipment inspection (PSI). If there is an issue with STM32MP135AAG3, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The STM32MP135AAG3 part is unused and in its original packaging.

Return procedure for STM32MP135AAG3:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…