STMicroelectronics STM32MP135DAF7
- Part No.:
- STM32MP135DAF7
- Manufacturer:
- STMicroelectronics
- Category:
- Microprocessors
- Package:
- -
- Datasheet:
-
STM32MP135DAF7.pdf
- Description:
- 32-BIT ARM CORTEX-A7 900MHZ MPU
- Quantity:
- Payment:

- Shipping:

Inventory:148
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32MP135DAF7 from STMicroelectronics is a dual-core Arm® Cortex®-A7 microprocessor unit (MPU) operating up to 1 GHz, integrating LCD-TFT controller, dual CAN FD interfaces, dual 12-bit ADCs (5 Msps), and dual Gigabit Ethernet MACs. It supports LPDDR3-1066/DDR3L-1066 memory, TrustZone® security, and is designed for industrial HMI, edge gateway, and smart camera applications requiring real-time multimedia processing and secure connectivity.
For engineers reviewing the STM32MP135DAF7 datasheet, STM32MP135DAF7 pinout, STM32MP135DAF7 application, or STM32MP135DAF7 equivalent, key selection considerations include DDR memory interface timing compliance, CAN FD protocol stack support, LCD-TFT pixel clock capability (up to 90 MHz), and TrustZone-enabled peripheral isolation in heterogeneous Linux-based systems.
Technical Context
The STM32MP135DAF7 implements a dual-core Arm Cortex-A7 subsystem with 128 KB unified L2 cache, NEON™ SIMD extension, and TrustZone® for hardware-enforced secure/non-secure world separation. Its interconnect matrix comprises a 64-bit AXI bus (266 MHz) and 32-bit AHB bus (209 MHz), enabling concurrent high-bandwidth data movement between CPU, DMA, and peripherals.
It integrates two independent FDCAN controllers compliant with ISO 11898-1:2015 (CAN FD), supporting bit rates up to 5 Mbit/s and payloads up to 64 bytes. The LCD-TFT controller delivers WXGA (1366×768) at 60 fps or Full HD (1920×1080) at 30 fps with dual programmable layers and hardware color LUT, directly driving RGB888 panels without external frame buffer.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Dual Arm Cortex-A7 @ up to 1 GHz with NEON and TrustZone |
| Memory Interface | 16-bit LPDDR2/LPDDR3-1066 or DDR3/DDR3L-1066, up to 1 Gbyte |
| Graphics | LCD-TFT controller supporting WXGA@60fps or Full HD@30fps, 90 MHz pixel clock |
| Connectivity | 2× CAN FD (ISO 11898-1:2015), 2× Gigabit Ethernet (IEEE 1588v2), 2× USB 2.0 HS |
| Analog | 2× 12-bit ADCs (5 Msps max), DFSDM with 4 channels, internal temperature sensor |
| Security | TrustZone peripherals, 12 tamper pins (5 active), ECDSA verification, SHA-256/512, TRNG |
| Package | TFBGA289 (9 × 9 mm, 0.5 mm pitch), RoHS-compliant ECOPACK2 |
Pinout & Package
STM32MP135DAF7 is housed in a TFBGA289 package (9 × 9 mm, 0.5 mm ball pitch), with 289 I/O balls arranged in a 17 × 17 grid. The package supports fine-pitch routing for high-density PCB designs and complies with JEDEC MO-275 and ECOPACK2 environmental standards.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDCORE | Core power supply | 1.0 V ±5% supply for CPU and L1/L2 caches; requires low-noise regulation |
| VDDQ_DDR | DDR I/O power | 1.2 V supply for DDR interface; decoupling critical for signal integrity |
| NRST | Active-low reset input | Asynchronous system reset; must be held low ≥20 µs for reliable initialization |
| BOOT0 | Boot mode selection | High at power-up selects internal ROM boot; tied low for external flash boot |
| ETH1_RXD0–3 | Ethernet receive data | RMII/RGMII interface pins; require controlled impedance (50 Ω) trace routing |
| FDCAN1_TX/RX | CAN FD transceiver interface | Differential pair supporting 5 Mbit/s FD frames; needs external 120 Ω termination |
Key Features
| Feature | Design Value |
|---|---|
| Secure Boot with OTP | Hardware-enforced chain of trust using 3072-bit fuses including 96-bit unique ID and user-programmable 1280-bit space |
| Dual-Channel DMA | 56 physical channels across 4 controllers, including MDMA for CPU-offload transfers between AXI and AHB domains |
| Camera Interface | 8–16-bit parallel DCMIPP supporting 3 MPix@30 fps or 5 MPix@15 fps with 120 MHz pixel clock |
| Audio Subsystem | 2× SAI (I2S/PDM/SPDIF), SPDIFRX with 4 inputs, and 4× full-duplex SPI/I2S audio-class interfaces |
| Low-Power Management | 5 low-power modes including Standby with DDR retention and LPLV-Stop2 with sub-µA wake-up current |
Applications
| Industrial HMI | Edge Gateway |
|---|---|
Use Scenario: Touch-enabled factory control panel with real-time diagnostics and local video overlay. IC Role / Device Role / Timing Role: MPU host running Linux with QT-based UI; LCD-TFT controller drives 7-inch RGB888 display at 60 fps; CAN FD interfaces PLC and motor drives. Use Value: Integrated graphics eliminates external GPU; dual CAN FD enables deterministic fieldbus communication without protocol translation. | Use Scenario: Smart building gateway aggregating BACnet MS/TP, Modbus RTU, and LoRaWAN sensors into cloud MQTT stream. IC Role / Device Role / Timing Role: Application processor executing EdgeX Foundry; dual Ethernet ports provide isolated LAN/WAN routing; USB OTG hosts cellular modem. Use Value: Hardware-accelerated crypto (SHA-512, TRNG) secures TLS 1.3 handshakes; TrustZone isolates firmware update agent from application runtime. |
| Smart Camera | Medical Imaging Terminal |
Use Scenario: AI-powered retail analytics camera capturing 4K video and running lightweight YOLO inference locally. IC Role / Device Role / Timing Role: Vision processing host with DCMIPP feeding raw Bayer data to Cortex-A7; SAI interfaces stereo microphone array for voice trigger. Use Value: 120 MHz pixel clock supports 5 MPix@15 fps color capture; DFSDM processes sigma-delta microphone streams in real time. | Use Scenario: Portable ultrasound console displaying real-time B-mode images and storing DICOM metadata on eMMC. IC Role / Device Role / Timing Role: Medical-grade display controller driving 1080p grayscale monitor; SDMMC2 interfaces eMMC 5.1 for HIPAA-compliant storage; RTC maintains audit trail timestamps. Use Value: Secure RTC with sub-second accuracy meets IEC 62304 timestamping requirements; backup domain SRAM retains calibration data during power loss. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-core Arm Cortex-A7 MPU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NXP i.MX 8M Mini (LPC55S69) | Single Cortex-A53 core (1.8 GHz), no TrustZone-peripheral isolation, lacks integrated LCD-TFT controller | Better suited for headless IoT gateways; requires external display bridge IC for RGB panels | Select when higher single-thread CPU performance is prioritized over integrated display and security peripheral partitioning |
| Renesas RZ/G2L (R9A07G043L220BU) | Arm Cortex-A55 + Cortex-M33, includes 3D GPU (IMG BXE-2-32), no CAN FD support | Targeted at rich GUI applications with OpenGL ES; unsuitable for automotive/industrial CAN FD networks | Select when 3D rendering capability is required and CAN FD is not needed in the system architecture |
Compared with i.MX 8M Mini and RZ/G2L, the STM32MP135DAF7 uniquely combines TrustZone-peripheral protection, native LCD-TFT driving, and dual CAN FD in a single die-enabling compact, secure, and display-integrated edge devices without external bridge or protocol translation ICs.
Availability
STM32MP135DAF7 is available at Aetrix Electronics and suitable for industrial HMI, edge gateway, and smart camera applications requiring stable component supply, long-term lifecycle assurance, and qualified automotive-grade thermal performance (–40°C to +125°C junction).
Supply support for STM32MP135DAF7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in microcontrollers, power management, sensors, and automotive ICs with vertical manufacturing and broad IP licensing.
The STM32MP series targets heterogeneous embedded Linux applications where real-time responsiveness, graphical user interfaces, and hardware security coexist-designed specifically for industrial automation, smart infrastructure, and medical edge devices.
FAQ
What boot sources does the STM32MP135DAF7 support?
The STM32MP135DAF7 supports boot from internal ROM (with configurable fallback), Quad-SPI NOR flash, SD/eMMC, NAND flash via FMC, and USB device mode. Boot mode is selected by BOOT0 and BOOT1 pins at power-on reset, and the first-stage bootloader (FSBL) validates signature and loads second-stage firmware from trusted storage.
Does STM32MP135DAF7 include hardware cryptographic acceleration?
Yes-it integrates dedicated hardware accelerators for SHA-224/256/384/512, HMAC, ECDSA signature verification, and a true random number generator (TRNG) with three independent oscillators. These operate independently of the Cortex-A7 cores and are accessible via TrustZone-protected drivers in Linux kernel 5.10+.
What is the maximum resolution and refresh rate supported by the LCD-TFT controller?
The LCD-TFT controller supports up to Full HD (1920 × 1080) at 30 fps or WXGA (1366 × 768) at 60 fps, with a maximum pixel clock of 90 MHz. It provides two overlay layers (one secured), programmable color LUT, and RGB888 interface-no external frame buffer required for basic operation.
How many CAN FD interfaces does STM32MP135DAF7 provide, and what protocols do they support?
The STM32MP135DAF7 integrates two fully independent FDCAN controllers compliant with ISO 11898-1:2015, supporting Classical CAN, CAN FD (up to 5 Mbit/s data phase), and optional ISO 11898-2/3 physical layer compatibility. Each includes dedicated message RAM, filtering, and loopback self-test modes.
STM32MP135DAF7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- -
- Series:
- -
- Packaging:
- Tray
- Product Status:
- Active
- Core Processor:
- -
- Number of Cores/Bus Width:
- -
- Speed:
- -
- Co-Processors/DSP:
- -
- RAM Controllers:
- -
- Graphics Acceleration:
- -
- Display & Interface Controllers:
- -
- Ethernet:
- -
- SATA:
- -
- USB:
- -
- Voltage - I/O:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Security Features:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
- Additional Interfaces:
- -
STM32MP135DAF7 FAQ
1.How can I place an order for STM32MP135DAF7 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32MP135DAF7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32MP135DAF7 reliable?
The price and inventory of STM32MP135DAF7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32MP135DAF7 is usually 5 days.
3.What payment methods are accepted for STM32MP135DAF7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32MP135DAF7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32MP135DAF7?
STM32MP135DAF7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32MP135DAF7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32MP135DAF7?
For technical support, including STM32MP135DAF7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32MP135DAF7 requirements.
6.How does Aetrix verify that STM32MP135DAF7 is sourced from the original manufacturer or authorized distributors?
All STM32MP135DAF7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32MP135DAF7 meets industry standards.
7.What is the process for return or replacement of STM32MP135DAF7?
All STM32MP135DAF7 units undergo pre-shipment inspection (PSI). If there is an issue with STM32MP135DAF7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32MP135DAF7 part is unused and in its original packaging.
Return procedure for STM32MP135DAF7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32MP135DAF7 Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

