My Inquiry
My Account
STMicroelectronics STM32MP135FAG7T
- Part No.:
- STM32MP135FAG7T
- Manufacturer:
- STMicroelectronics
- Category:
- Microprocessors
- Package:
- 289-TFBGA
- Datasheet:
-
STM32MP135FAG7T.pdf
- Description:
- Linear IC's
- Quantity:
- Payment:
- Shipping:
Inventory:4,467
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32MP135FAG7T from STMicroelectronics is a dual-core Arm® Cortex®-A7 microprocessor operating up to 1 GHz, integrating LCD-TFT controller, dual CAN FD interfaces, dual 12-bit ADCs (5 Msps), and hardware crypto acceleration (AES-256, PKA, SHA-512). It supports LPDDR3-1066/DDR3L-1066 external memory and targets industrial HMI, edge gateway, and secure embedded Linux applications.
For engineers reviewing the STM32MP135FAG7T datasheet, STM32MP135FAG7T pinout, STM32MP135FAG7T application, or STM32MP135FAG7T equivalent, key selection criteria include dual-Cortex-A7 performance with TrustZone®, DDR3/LPDDR3 memory interface timing, 289-ball LFBGA package layout, and CAN FD + Ethernet MAC coexistence for industrial connectivity.
Technical Context
The device implements a heterogeneous dual-core Arm Cortex-A7 subsystem with 128-Kbyte unified L2 cache, NEON™ SIMD support, and TrustZone® for secure world/non-secure world isolation. Memory subsystem includes AXI/AHB interconnect matrices (266 MHz / 209 MHz), dual Quad-SPI, flexible memory controller (FMC) for NAND/SLC, and DDRCTRL with ECC support.
Clock architecture features four fractional PLLs, internal 64-MHz HSI and 32-kHz LSI oscillators, plus external 8–48-MHz HSE and 32.768-kHz LSE sources. Security infrastructure integrates BSEC OTP fuses (3072-bit), tamper detection (12 pins), secure boot, and on-the-fly AES-256 DRAM encryption.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Dual Arm Cortex-A7 @ up to 1 GHz with NEON and TrustZone |
| Memory Interface | 16-bit DDR3/DDR3L/LPDDR2/LPDDR3 up to 1066 MT/s; supports 1 Gbyte external SDRAM |
| Internal SRAM | 168 Kbytes total: 128 Kbytes AXI SYSRAM + 32 Kbytes AHB SRAM + 8 Kbytes Backup domain SRAM |
| Analog Peripherals | 2 × 12-bit ADCs (5 Msps max), DFSDM (4-channel sigma-delta filter), temperature sensor, VREFBUF |
| Connectivity | 2 × CAN FD, 2 × Gigabit Ethernet MAC (IEEE 1588v2), 2 × USB 2.0 HS Host/OTG, 5 × I2C, 8 × UART/USART, 5 × SPI |
| Graphics & Imaging | LCD-TFT controller supporting WXGA@60 fps or Full HD@30 fps; 8–16-bit camera interface (3 Mpix@30 fps color) |
| Security | Secure boot, TrustZone peripherals, 12 tamper pins, AES-128/192/256 + DPA protection, PKA (ECC/RSA), HASH (SHA-2/3), TRNG |
Pinout & Package
LFBGA289 (14 × 14 mm, 0.8 mm pitch) package with 289 I/O balls, ECOPACK2 compliant. Ball map defined per DS13483 Rev 7 Section 4 (Pinout, pin description and alternate functions).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDCORE | Core power supply | 1.0 V ±5% supply for CPU and logic domains; requires low-noise regulation |
| VDDQ_DDR | DDR I/O power | 1.2 V or 1.35 V supply for DDR data/address bus; critical for signal integrity in high-speed memory interface |
| NRST | Active-low reset input | Asynchronous reset pin with internal pull-up; triggers full system reset including Cortex-A7 and peripherals |
| BOOT0 | Boot mode selection | Configures primary boot source (eMMC, SD, QSPI, NAND); sampled at power-on reset |
| ETH1_RXD0–ETH1_RXD3 | Ethernet receive data | 4-bit RGMII/MII receive path for first Gigabit Ethernet MAC; requires matched trace length |
| FDCAN1_TX / FDCAN1_RX | CAN FD transceiver interface | Differential pair for CAN FD communication up to 5 Mbps; supports ISO 11898-1 physical layer |
Key Features
| Feature | Design Value |
|---|---|
| TrustZone-enabled dual Cortex-A7 | Enables secure Linux OS partitioning with hardware-enforced isolation between trusted and non-trusted execution environments |
| On-the-fly AES-256 DRAM encryption | Protects external memory contents against cold-boot and physical memory dump attacks without software overhead |
| Hardware-accelerated crypto suite | Includes dedicated CRYP, SAES, PKA, and HASH engines - offloads TLS/SSL, secure boot, and digital signature operations from CPU |
| Flexible memory controller (FMC) | Supports SLC NAND flash with up to 8-bit ECC correction, enabling robust boot storage in industrial environments |
| Low-power timer suite | 5 × 16-bit LPTIMs with sub-microamp active current enable precise wake-up scheduling in battery-backed applications |
Applications
| Industrial HMI | Edge Gateway |
|---|---|
Use Scenario: Touch-enabled panel PC controlling PLCs and sensors in factory automation. IC Role / Device Role / Timing Role: Main application processor running Linux with real-time UI rendering via LTDC and touch input handling via GPIO/interrupts. Use Value: WXGA@60 fps display output and 3 Mpix camera interface enable local machine vision diagnostics without external GPU or ISP. | Use Scenario: Protocol translator aggregating Modbus RTU, CAN FD, and EtherNet/IP traffic for cloud telemetry. IC Role / Device Role / Timing Role: Dual-networking hub with concurrent 2× Ethernet MAC and 2× CAN FD controllers managed by Linux network stack. Use Value: IEEE 1588v2 hardware timestamping enables deterministic synchronization across industrial time-sensitive networks. |
| Secure Medical Device | Smart Energy Meter |
Use Scenario: HIPAA-compliant patient monitor with encrypted data logging and biometric authentication. IC Role / Device Role / Timing Role: Root-of-trust anchor executing verified boot, managing secure key storage in OTP, and accelerating TLS handshake via PKA/HASH. Use Value: 3072-bit eFuses including 256-bit HUK protect AES-256 keys; tamper pins detect enclosure intrusion and zeroize secrets. | Use Scenario: DLMS/COSEM-compliant meter with firmware update over LTE and local IR/PLC communication. IC Role / Device Role / Timing Role: Secure application host managing dual communication stacks (LTE modem via USB, PLC via SPI/I2C) and cryptographic signing of metering data. Use Value: AES-256 on-the-fly DRAM encryption prevents extraction of tariff tables and consumption history from external memory chips. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-core Arm Cortex-A7 microprocessor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32MP157C-DK2 | Same dual Cortex-A7 core but higher peripheral count (e.g., 3× CAN FD, PCIe), larger LFBGA320 package (320-ball) | Targeted at more complex gateways requiring PCIe expansion or triple CAN FD redundancy | Select when needing PCIe root complex or additional CAN FD channels beyond two |
| i.MX 8M Mini (NXP) | Quad Cortex-A53 + Cortex-M4; lacks TrustZone-peripheral integration and on-the-fly DRAM encryption | Better suited for multimedia-rich UIs but requires external security IC for comparable crypto assurance | Choose for Android-based UI or multi-threaded media processing where TrustZone isolation is less critical than raw throughput |
Compared with STM32MP135FAG7T, STM32MP157C-DK2 offers expanded I/O and PCIe at cost of larger footprint and higher power, while i.MX 8M Mini trades hardware security depth for broader multimedia capability and ARMv8-A instruction set compatibility.
Availability
STM32MP135FAG7T is available at Aetrix Electronics and suitable for industrial HMI, edge gateway, secure medical device, and smart energy meter applications requiring stable component supply and long-term lifecycle support.
Supply support for STM32MP135FAG7T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in microcontrollers, power management, analog, MEMS, and automotive ICs.
The STM32MP series is designed for Linux-capable embedded applications demanding real-time responsiveness, hardware security, and rich peripheral integration - bridging the gap between MCUs and application processors.
FAQ
What is the maximum supported DDR memory speed and type for STM32MP135FAG7T?
The STM32MP135FAG7T supports DDR3/DDR3L and LPDDR2/LPDDR3 memory up to 1066 MT/s with a 16-bit data bus. It interfaces with external SDRAM up to 1 Gbyte capacity and includes hardware ECC support for LPDDR3 and DDR3L configurations per DS13483 Rev 7 Section 3.3.
Does STM32MP135FAG7T include hardware support for secure boot and runtime attestation?
Yes. The part integrates BSEC (Boot and Security Control) with 3072-bit eFuses, including 96-bit unique ID and 256-bit HUK for AES-256 key protection. Secure boot verifies signed images using PKA-accelerated RSA/ECC, and TrustZone peripherals enforce runtime isolation between secure and non-secure worlds.
Can STM32MP135FAG7T drive a Full HD (1920×1080) display natively?
Yes. Its integrated LCD-TFT controller supports Full HD resolution at 30 fps with pixel clock up to 90 MHz and dual-layer composition (one secured). It outputs RGB888 format and supports WXGA (1366×768) at 60 fps, meeting requirements for high-resolution industrial displays without external graphics ICs.
What are the low-power modes supported and their typical current draw in Standby mode?
The device supports Sleep, Stop, LPLV-Stop, LPLV-Stop2, and Standby modes. In Standby mode with DDR retention enabled, typical current draw is 120 µA (DS13483 Rev 7 Table 26), allowing rapid resume while preserving RAM content - critical for battery-backed applications like smart meters and portable medical devices.
STM32MP135FAG7T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 289-TFBGA
- Series:
- STM32MP1
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Core Processor:
- ARM® Cortex®-A7
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 1GHz
- Co-Processors/DSP:
- Multimedia; NEON™ SIMD
- RAM Controllers:
- DDR3, DDR3L, LPDDR2, LPDDR3
- Graphics Acceleration:
- Yes
- Display & Interface Controllers:
- LCD
- Ethernet:
- 10/100/1000Mbps (2)
- SATA:
- -
- USB:
- USB 2.0 (2)
- Voltage - I/O:
- 1.8V, 2.5V, 3.3V
- Operating Temperature:
- -40°C ~ 105°C (TJ)
- Grade:
- -
- Qualification:
- -
- Security Features:
- AES, ARM TZ, Boot Security, Cryptography, Secure Debug, SHA-1/2, Tamper Detection, TRNG, Volatile key Storage
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 289-TFBGA (9x9)
- Additional Interfaces:
- CANbus, GPIO, I2C, I2S, IrDA, MMC/SD/SDIO, SAI, SPDIF, SPI, UART/USART
STM32MP135FAG7T FAQ
1.How can I place an order for STM32MP135FAG7T through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32MP135FAG7T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32MP135FAG7T reliable?
The price and inventory of STM32MP135FAG7T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32MP135FAG7T is usually 5 days.
3.What payment methods are accepted for STM32MP135FAG7T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32MP135FAG7T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32MP135FAG7T?
STM32MP135FAG7T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32MP135FAG7T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32MP135FAG7T?
For technical support, including STM32MP135FAG7T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32MP135FAG7T requirements.
6.How does Aetrix verify that STM32MP135FAG7T is sourced from the original manufacturer or authorized distributors?
All STM32MP135FAG7T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32MP135FAG7T meets industry standards.
7.What is the process for return or replacement of STM32MP135FAG7T?
All STM32MP135FAG7T units undergo pre-shipment inspection (PSI). If there is an issue with STM32MP135FAG7T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32MP135FAG7T part is unused and in its original packaging.
Return procedure for STM32MP135FAG7T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32MP135FAG7T Tags
-
AT91SAM9260B-CU-999
Microchip Technology
-
AT91SAM9G25-CU
Microchip Technology
-
ATSAMA5D27C-CU
Microchip Technology
-
AT91SAM9X35-CU
Microchip Technology
-
AT91SAM9X25-CU
Microchip Technology
-
MCIMX6Y2CVM08AB
NXP Semiconductors
.JPG)
-
AM3352BZCZ100
Texas Instruments
-
AT91SAM9260B-CU
Microchip Technology
-
AT91SAM9260B-QU
Microchip Technology
-
ATSAMA5D31A-CU
Microchip Technology
-
AT91SAM9G20B-CU-999
Microchip Technology
-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
