Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Embedded > Microprocessors

STMicroelectronics STM32MP151AAC3

Name: STM32MP151AAC3
Brand: STMicroelectronics
SKU: STM32MP151AAC3
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: STM32MP151AAC3

Manufacturer:: STMicroelectronics

Category:: Microprocessors

Package:: 361-TFBGA

Datasheet:: STM32MP151AAC3.pdf

Description:: IC MPU STM32MP1 650MHZ 361TFBGA

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:445

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

STM32MP151AAC3 from STMicroelectronics is a dual-core heterogeneous microprocessor unit (MPU) integrating an Arm® Cortex®-A7 application core (800 MHz, TrustZone®, NEON™) and a real-time Arm® Cortex®-M4 with FPU (209 MHz), 708 KB on-chip SRAM (AXI/AHB/Backup domains), LPDDR2/LPDDR3/DDR3 support up to 1 Gbyte, and TFT-LCD controller supporting WXGA@60 fps - deployed in industrial HMIs, edge gateways, and smart building controllers.

For engineers reviewing the STM32MP151AAC3 datasheet, STM32MP151AAC3 pinout, STM32MP151AAC3 application, or STM32MP151AAC3 equivalent, key selection criteria include dual-core asymmetric processing capability, hardware security isolation via TrustZone®, DDR memory retention in Standby mode (2 µA), and integrated analog peripherals including dual 16-bit ADCs (up to 4.5 Msps) and two 12-bit DACs.

Technical Context

The device implements a tightly coupled dual-core architecture where the Cortex-A7 runs Linux-based applications while the Cortex-M4 handles deterministic real-time tasks - coordinated via IPCC and HSEM hardware semaphores. Memory coherency is maintained across AXI (266 MHz) and AHB (209 MHz) interconnect matrices with dedicated MDMA and dual-port DMAs.

Security is enforced at silicon level: TrustZone address space controller (TZC) gates DDR access, ETZPC configures peripheral trust zones, BSEC manages OTP fuses (3072-bit, including 96-bit UID), and dual RNG/HASH engines support cryptographic boot and runtime attestation.

Key Specifications

Parameter	Value and Actual Design Meaning
CPU Cores	Arm Cortex-A7 @ 800 MHz + Cortex-M4 @ 209 MHz - enables Linux + RTOS coexistence with hardware-isolated execution environments
Memory Interface	LPDDR2/LPDDR3-1066 or DDR3/DDR3L-1066, 16/32-bit bus - supports up to 1 Gbyte external SDRAM for embedded Linux workloads
On-chip SRAM	708 KB total: 256 KB AXI SYSRAM + 384 KB AHB SRAM + 64 KB Backup domain SRAM + 4 KB Backup domain SRAM - enables fast context switching and secure state retention
Analog Peripherals	2 × 16-bit ADCs (4.5 Msps @ 12-bit), 2 × 12-bit DACs (1 MHz), DFSDM with 8 channels - suitable for sensor fusion and closed-loop control without external converters
Graphics & Display	LCD-TFT controller with dual layers, programmable LUT, 90 MHz pixel clock - drives WXGA (1366×768) @60 fps or Full HD (1920×1080) @30 fps displays directly
Security Features	Arm TrustZone®, active tamper detection, 3072-bit fuses (96-bit UID), dual HASH/RNG/CRC units - meets IEC 62443-3-3 SL2 requirements for secure boot and runtime integrity
Low-power Modes	Standby mode current ≤2 µA (no RTC/LSE/BKPSRAM/RETRAM) - enables battery-backed operation for remote edge nodes with multi-year runtime

Pinout & Package

STM32MP151AAC3 is housed in a TFBGA361 package (12 × 12 mm, 0.5 mm pitch), RoHS-compliant and ECOPACK2 certified. Pin assignment follows ST's standardized ballout for STM32MP15x series, with dedicated power domains (VDDCORE, VDDIO, VDDUSB, VDDA), multiple I/O banks (GPIOA–GPIOI), and dedicated high-speed interface balls for DDR, USB, GMAC, and HDMI-CEC.

Pin/Terminal	Circuit Role	Design Meaning
VDDCORE	Core power supply	1.1 V ±5% regulated input for Cortex-A7/M4 cores and internal logic - requires low-noise external or PMIC-supplied regulation
VDDIO_1 / VDDIO_2	I/O power supply	1.71–3.6 V tolerant banks enabling mixed-voltage interfacing (e.g., 3.3 V peripherals with 1.8 V DDR)
NRST	System reset input	Active-low asynchronous reset controlling both A7 and M4 subsystems - synchronized internally to avoid metastability
BOOT0 / BOOT1	Boot mode selection	Two-pin strap configuration determining primary boot source (FSMC, QSPI, SDMMC, USB, UART) - critical for field firmware recovery
PA0–PA15, PB0–PB15, etc.	General-purpose I/O	Up to 176 GPIOs with interrupt/Wakeup/tamper capability - 8 pins configurable as secure I/Os under TrustZone protection
DDR_DQ0–DDR_DQ15	DDR data bus	16-bit bidirectional data lines for LPDDR2/LPDDR3/DDR3 - routed with strict length matching and impedance control (40 Ω ±10%)
GMII_RXD0–GMII_RXD3	Ethernet receive data	4-bit nibble of GMII interface - supports 10/100M or Gigabit Ethernet with IEEE 1588v2 timestamping in hardware

Key Features

Feature	Design Value
Dual-core asymmetric processing	Enables concurrent Linux application stack and real-time control loop execution without OS interference or scheduling jitter
Hardware TrustZone isolation	Secures boot firmware, cryptographic keys, and peripheral access by enforcing memory and I/O privilege boundaries at silicon level
Integrated LCD-TFT controller	Eliminates external display bridge ICs - supports RGB888, dual-layer composition, and gamma correction for industrial panel integration
DFSDM sigma-delta filter	Directly interfaces with MEMS microphones and current-sense shunt amplifiers - performs oversampling and decimation in hardware, offloading M4 CPU
Multi-protocol audio interfaces	6 SPI/I2S, 4 SAI, SPDIF-Rx, and HDMI-CEC enable simultaneous voice UI, streaming audio, and consumer remote control in single-chip designs

Applications

Industrial HMI

Edge Gateway

Use Scenario: Touch-enabled operator interface for PLC-controlled machinery with local data logging and alarm visualization.

IC Role / Device Role / Timing Role: MPU executing Qt-based GUI on Cortex-A7 while Cortex-M4 samples analog sensors and drives PWM motor controls in hard real-time.

Use Value: Single-chip solution reduces BOM cost and PCB area vs. discrete MPU+FPGA+ADC combo; DDR retention in Standby enables instant wake-up after power interruption.

Use Scenario: Protocol translation hub aggregating Modbus RTU, CAN FD, and BLE sensor data into MQTT packets for cloud upload.

IC Role / Device Role / Timing Role: Cortex-A7 hosts Linux networking stack and containerized protocol services; Cortex-M4 handles time-critical CAN FD frame arbitration and filtering.

Use Value: Hardware-accelerated crypto (HASH/RNG) secures TLS handshakes; dual USB ports allow simultaneous host (for USB dongles) and OTG (for field programming).

Smart Building Controller

Medical Diagnostic Terminal

Use Scenario: Wall-mounted HVAC and lighting controller with local occupancy sensing, energy metering, and web-based configuration.

IC Role / Device Role / Timing Role: Cortex-A7 runs lightweight web server and Modbus TCP stack; Cortex-M4 reads temperature/humidity ADCs and controls triac dimmers.

Use Value: Integrated 16-bit ADCs eliminate external signal conditioning; TrustZone isolates secure credential storage from untrusted web interface code.

Use Scenario: Portable ultrasound or ECG monitor requiring high-fidelity analog front-end, real-time waveform rendering, and HIPAA-compliant data export.

IC Role / Device Role / Timing Role: Cortex-A7 renders UI and manages DICOM export; Cortex-M4 acquires and pre-processes raw ADC data from analog front-end at 4.5 Msps.

Use Value: Dual 16-bit ADCs meet IEC 62304 Class C timing requirements; hardware DFSDM filters sigma-delta microphone inputs without CPU load.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-core MPU applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
NXP i.MX 8M Mini (LPC55S69)	Quad-core Cortex-A53 + Cortex-M33; no integrated TFT controller; higher typical power draw in active mode	Better for multi-stream video decoding; lacks native display engine - requires external bridge IC	Select when prioritizing Android/Linux multimedia performance over display integration and ultra-low standby power
Renesas RZ/G2L (R9A07G043L2)	Dual Cortex-A55 + Cortex-M33; includes 3D GPU; no TrustZone-peripheral isolation (ETZPC); larger 196-pin BGA	Stronger graphics acceleration for rich UIs; weaker hardware security enforcement for industrial control use cases	Select when GPU-accelerated UI rendering is mandatory and security certification (IEC 62443) is not required

Compared with i.MX 8M Mini and RZ/G2L, STM32MP151AAC3 delivers superior integration for display-centric edge devices, lowest standby power (2 µA), and silicon-enforced TrustZone peripheral protection - making it optimal for cost-sensitive, security-aware industrial HMIs with tight power budgets.

Availability

STM32MP151AAC3 is available at Aetrix Electronics and suitable for industrial HMIs, edge gateways, and smart building controllers requiring stable component supply, long-term lifecycle assurance, and qualified automotive-grade reliability (AEC-Q100 not applicable but qualified per industrial temp range –40°C to +125°C).

Supply support for STM32MP151AAC3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and analog/mixed-signal products for industrial, automotive, and consumer markets.

The STM32MP series targets heterogeneous computing in resource-constrained edge devices - combining Linux-capable application processing with real-time control, hardware security, and rich peripheral integration for industrial IoT and human-machine interface applications.

FAQ

What boot sources does STM32MP151AAC3 support?

STM32MP151AAC3 supports eight boot modes selected via BOOT0/BOOT1 pins: eMMC/SD card, Quad-SPI flash, NOR/NAND flash via FSMC, USB device, UART, and secure boot from internal OTP. Each mode includes hardware-assisted authentication using HASH and RSA signature verification.

Does STM32MP151AAC3 require an external PMIC?

No - STM32MP151AAC3 integrates multiple on-die LDOs (1.1 V core, 1.8 V USB, 1.8 V RETRAM, 0.9 V backup) and a dedicated backup regulator. However, a companion PMIC (e.g., STPMIC1) is recommended for high-efficiency multi-rail power sequencing and dynamic voltage scaling in production systems.

How is TrustZone implemented on this device?

TrustZone is implemented via three hardware blocks: TZC (TrustZone Address Space Controller) for DDR memory region protection, ETZPC (Embedded TrustZone Protection Controller) for peripheral access gating, and secure firmware execution environment (TF-A/OP-TEE) enforced by Cortex-A7 secure monitor - all verified by ST's BSEC OTP fuses during boot.

What is the maximum resolution supported by the LTDC controller?

The LTDC controller supports up to Full HD (1920 × 1080) at 30 fps or WXGA (1366 × 768) at 60 fps with RGB888 color depth and 90 MHz pixel clock. It includes dual layer composition, alpha blending, color LUT, and dithering - eliminating need for external display timing controllers in most industrial panel designs.

STM32MP151AAC3 Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Package/Case:: 361-TFBGA

Series:: STM32MP1

Packaging:: Tray

Product Status:: Active

Core Processor:: ARM® Cortex®-A7

Number of Cores/Bus Width:: 1 Core, 32-Bit

Speed:: 209MHz, 650MHz

Co-Processors/DSP:: ARM® Cortex®-M4

RAM Controllers:: DDR3, DDR3L, LPDDR2, LPDDR3

Graphics Acceleration:: Yes

Display & Interface Controllers:: HDMI-CEC, LCD

Ethernet:: 10/100Mbps, GbE

SATA:: -

USB:: USB 2.0 (2), USB 2.0 OTG+ PHY (3)

Voltage - I/O:: 2.5V, 3.3V

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Security Features:: ARM TZ

Mounting Type:: Surface Mount

Supplier Device Package:: 361-TFBGA (12x12)

Additional Interfaces:: CAN, Ethernet, I2C, MMC/SD/SDIO, SPDIF, SPI, UART, USB

STM32MP151AAC3 FAQ

1.How can I place an order for STM32MP151AAC3 through Aetrix?

Please submit a Request for Quotation (RFQ) for STM32MP151AAC3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for STM32MP151AAC3 reliable?

The price and inventory of STM32MP151AAC3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32MP151AAC3 is usually 5 days.

3.What payment methods are accepted for STM32MP151AAC3?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32MP151AAC3 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for STM32MP151AAC3?

STM32MP151AAC3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your STM32MP151AAC3 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for STM32MP151AAC3?

For technical support, including STM32MP151AAC3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32MP151AAC3 requirements.

6.How does Aetrix verify that STM32MP151AAC3 is sourced from the original manufacturer or authorized distributors?

All STM32MP151AAC3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32MP151AAC3 meets industry standards.

7.What is the process for return or replacement of STM32MP151AAC3?

All STM32MP151AAC3 units undergo pre-shipment inspection (PSI). If there is an issue with STM32MP151AAC3, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The STM32MP151AAC3 part is unused and in its original packaging.

Return procedure for STM32MP151AAC3:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…