STMicroelectronics STM32MP151CAD3T
- Part No.:
- STM32MP151CAD3T
- Manufacturer:
- STMicroelectronics
- Category:
- Microprocessors
- Package:
- 257-TFBGA
- Datasheet:
-
STM32MP151CAD3T.pdf
- Description:
- IC MPU STM32MP1 650MHZ 257TFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:4,841
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32MP151CAD3T from STMicroelectronics is a dual-core Arm® Cortex®-A7 (800 MHz) + Cortex®-M4 (209 MHz) microprocessor unit with TrustZone® security, 708 KB on-chip SRAM, LPDDR2/LPDDR3/DDR3 memory support up to 1 Gbyte, and integrated LCD-TFT controller supporting WXGA @60 fps - deployed in industrial HMIs, edge gateways, and secure IoT edge nodes.
For engineers reviewing the STM32MP151CAD3T datasheet, STM32MP151CAD3T pinout, STM32MP151CAD3T application, or STM32MP151CAD3T equivalent, key selection considerations include dual-core asymmetric processing capability, hardware crypto acceleration (AES-256, SHA-256, RNG), DDR memory retention in Standby mode (2 µA), and 176 I/Os with tamper detection and secure GPIO support.
Technical Context
The device implements an asymmetric multiprocessing architecture: the Cortex-A7 subsystem runs Linux for rich application tasks while the Cortex-M4 handles real-time control, sensor fusion, or safety-critical functions - coordinated via IPCC and HSEM hardware semaphores. Memory coherency is maintained through AXI/AHB interconnect matrices operating at 266 MHz and 209 MHz respectively.
Security is enforced at silicon level via TrustZone® address space isolation, BSEC OTP fuses (3072-bit), active tamper detection, and dedicated peripherals including two CRYP engines, two HASH units, and dual true RNGs - enabling secure boot, encrypted firmware updates, and runtime attestation without external security ICs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Cores | Dual-core: Arm® Cortex®-A7 @800 MHz + Cortex®-M4 @209 MHz - enables Linux + RTOS coexistence on single die |
| Memory Interface | LPDDR2/LPDDR3-1066 or DDR3/DDR3L-1066 up to 1 Gbyte - supports low-power mobile DRAM and industrial-grade SDRAM |
| On-chip SRAM | 708 KB total: 256 KB AXI SYSRAM + 384 KB AHB SRAM + 64 KB Backup SRAM + 4 KB Backup domain SRAM - enables fast context switching and RTC-persistent data storage |
| Graphics Support | LCD-TFT controller with 24-bit RGB888 output, pixel clock up to 90 MHz - drives WXGA (1366×768) @60 fps or Full HD (1920×1080) @30 fps displays directly |
| Crypto Acceleration | AES-128/192/256, TDES, SHA-1/224/256, HMAC, MD5, two CRC units - offloads encryption/decryption from CPU, reducing latency and power in secure comms |
| Low-Power Mode | Standby mode current down to 2 µA (no RTC, no LSE, no BKPSRAM, no RETRAM) - enables battery-backed operation for months in remote sensors |
| I/O Count | Up to 176 GPIOs with interrupt capability, including 8 secure I/Os and 6 wakeup pins - supports complex peripheral expansion and secure input monitoring |
Pinout & Package
STM32MP151CAD3T is housed in a TFBGA361 package (12 × 12 mm, 0.5 mm pitch), compliant with ECOPACK2 environmental standards. Pin assignments are validated per STMicroelectronics DS12501 Rev 9, Section 4 ("Pinouts, pin description and alternate functions") and Table 7 ("STM32MP151C/F pin and ball definitions").
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDCORE | Core power supply | 1.1 V nominal supply for Cortex-A7/M4 cores and L2 cache - requires tight regulation and local decoupling |
| VDDIO_1 | I/O bank 1 supply | 1.71–3.6 V programmable I/O voltage - supports interfacing with 1.8 V, 2.5 V, or 3.3 V peripherals |
| NRST | System reset input | Active-low asynchronous reset - asserts full chip reset including both A7 and M4 domains and all peripherals |
| BOOT0 | Boot mode selection | Configures primary boot source (eMMC, SDMMC, SPI NOR, NAND, USB, UART) during power-up - sampled at reset release |
| OSC_IN / OSC_OUT | External crystal oscillator interface | Supports 8–48 MHz HSE crystal - provides precise timing reference for system clocks and USB/Ethernet PHYs |
| PA0 / PA1 | General-purpose I/O with wakeup capability | Can generate interrupt on edge transition to wake CPU from Stop/Standby - used for button, sensor, or external event detection |
Key Features
| Feature | Design Value |
|---|---|
| Asymmetric Dual-Core Architecture | Enables concurrent Linux-based application layer and deterministic real-time control on same SoC - eliminates inter-processor communication latency |
| Hardware Security Isolation | TrustZone®-enabled peripherals (TZC, ETZPC, BSEC) enforce memory and peripheral access partitioning between secure/non-secure worlds - required for PSA Certified Level 1 |
| Integrated Display Controller | LCD-TFT controller with dual-layer composition and programmable color LUT - eliminates need for external display bridge or GPU in HMI designs |
| Flexible Memory Expansion | FMC + QUADSPI + SDMMC interfaces support parallel NAND, serial NOR, eMMC, and LPDDR2/DDR3 - simplifies BOM and board layout for diverse storage needs |
| Low-Power System Management | Multiple low-power modes (Sleep, Stop, Standby) with DDR retention and sub-µA standby - extends battery life in portable and energy-constrained edge devices |
Applications
| Industrial HMI | Secure Edge Gateway |
|---|---|
|
Use Scenario: Touch-enabled operator panel in factory automation with local data logging and remote diagnostics. IC Role / Device Role / Timing Role: Main application processor running Linux Qt GUI, managing CAN/Ethernet fieldbus comms, and driving 7-inch TFT display at 60 fps. Use Value: Dual-core architecture allows GUI rendering on A7 while M4 handles real-time motion control loop feedback - eliminating jitter and ensuring deterministic response. |
Use Scenario: Cellular-connected gateway aggregating Modbus RTU, BACnet MS/TP, and BLE sensor data for cloud upload. IC Role / Device Role / Timing Role: Central MPU executing secure TLS stack, firewall rules, and protocol translation; crypto accelerators handle AES-GCM encryption of outbound traffic. Use Value: On-die TrustZone® and BSEC fuses enable root-of-trust for firmware signing verification - meeting IEC 62443-3-3 SL2 requirements without external secure element. |
| Smart Building Controller | Medical Edge Node |
|
Use Scenario: HVAC controller with occupancy sensing, environmental monitoring, and HVAC actuator control in commercial buildings. IC Role / Device Role / Timing Role: Cortex-M4 executes PID loops for temperature/humidity regulation; Cortex-A7 runs embedded web server and OTA update agent. Use Value: 176 GPIOs support direct connection to multiple analog sensors (via ADC), digital inputs (door/window), and relay drivers - reducing external logic IC count. |
Use Scenario: Portable patient monitor collecting ECG, SpO₂, and temperature data with local analysis and encrypted Bluetooth LE transmission. IC Role / Device Role / Timing Role: M4 processes raw ADC samples using DFSDM and FIR filters; A7 manages UI, BLE stack, and cryptographic signing of clinical data packets. Use Value: Integrated 16-bit ADC (4.5 Msps) and DFSDM with 8 channels enable high-fidelity biosignal acquisition - avoiding external precision ADC and digital filter ICs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-core MPU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NXP i.MX 8M Mini (LPC55S69) | Quad-core Cortex-A53 + Cortex-M4F; lacks TrustZone®-secured peripheral isolation and integrated TFT controller | Better multimedia throughput but higher power; requires external display bridge and separate security IC for PSA Level 1 | Select when multi-threaded Linux performance outweighs display integration and hardware security depth |
| Renesas RZ/G2L (R9A07G043L2) | Dual-core Cortex-A55 + Cortex-M33; includes 3D GPU and MIPI-DSI, but no built-in TFT RGB interface or DFSDM | Superior graphics for infotainment; weaker analog front-end and no hardware tamper detection | Select for display-rich consumer applications where sensor signal chain fidelity and physical security are secondary |
Compared with NXP i.MX 8M Mini and Renesas RZ/G2L, STM32MP151CAD3T delivers tighter hardware-enforced security partitioning, integrated display driving without bridge ICs, and superior analog acquisition capability - making it optimal for cost-sensitive, security-critical industrial edge nodes requiring long-term MCU-like reliability.
Availability
STM32MP151CAD3T is available at Aetrix Electronics and suitable for industrial HMIs, secure edge gateways, and smart building controllers requiring stable component supply across extended product lifecycles.
Supply support for STM32MP151CAD3T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, MEMS, and automotive-grade components since 1987.
The STM32MP series targets heterogeneous computing at the intelligent edge - combining Linux-capable application processing with real-time control and hardware security to replace discrete MPU + MCU + security IC architectures.
FAQ
What boot sources does STM32MP151CAD3T support?
STM32MP151CAD3T supports eight boot modes: eMMC, SD card, SPI NOR flash, NAND flash, USB device, UART, JTAG, and internal ROM. Boot configuration is set via BOOT0 pin and optional BOOT1 pin, with fallback to internal ROM if primary source fails - enabling robust field recovery and secure firmware update mechanisms.
Does STM32MP151CAD3T require external PMIC support?
Yes - while STM32MP151CAD3T integrates multiple LDOs (1.1 V core, 1.8 V USB, 0.9 V backup), it relies on an external PMIC (e.g., STPMIC1) to generate its main power rails (VDD_DDR, VDD_3V3, VDDA). The chip provides PMIC control signals (e.g., PWRON, RESET_N) and monitors PMIC status via dedicated GPIOs.
How is TrustZone® implemented in STM32MP151CAD3T?
TrustZone® is implemented via hardware-enforced memory and peripheral isolation: TZC (TrustZone Address Space Controller) gates DDR access, ETZPC (Embedded TrustZone Protection Controller) locks peripheral registers, and BSEC fuses configure secure world privileges. Secure boot loads only signed firmware into secure RAM before releasing non-secure world - verified by ROM code and hardware hash engine.
What is the maximum resolution and refresh rate supported by the LTDC?
The LTDC supports up to WXGA (1366 × 768) at 60 fps or Full HD (1920 × 1080) at 30 fps, with pixel clock up to 90 MHz and 24-bit RGB888 output. It includes dual-layer composition, alpha blending, and programmable color LUT - enabling overlay graphics, video playback, and dynamic UI rendering without external frame buffer memory.
STM32MP151CAD3T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 257-TFBGA
- Series:
- STM32MP1
- Packaging:
- Tray
- Product Status:
- Active
- Core Processor:
- ARM® Cortex®-A7
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 209MHz, 650MHz
- Co-Processors/DSP:
- ARM® Cortex®-M4
- RAM Controllers:
- DDR3, DDR3L, LPDDR2, LPDDR3
- Graphics Acceleration:
- Yes
- Display & Interface Controllers:
- HDMI-CEC, LCD
- Ethernet:
- 10/100Mbps (1)
- SATA:
- -
- USB:
- USB 2.0 (2), USB 2.0 OTG+ PHY (3)
- Voltage - I/O:
- 2.5V, 3.3V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Security Features:
- ARM TZ
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 257-TFBGA (10x10)
- Additional Interfaces:
- CAN, Ethernet, I2C, MMC/SD/SDIO, SPDIF, SPI, UART, USB
STM32MP151CAD3T FAQ
1.How can I place an order for STM32MP151CAD3T through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32MP151CAD3T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32MP151CAD3T reliable?
The price and inventory of STM32MP151CAD3T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32MP151CAD3T is usually 5 days.
3.What payment methods are accepted for STM32MP151CAD3T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32MP151CAD3T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32MP151CAD3T?
STM32MP151CAD3T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32MP151CAD3T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32MP151CAD3T?
For technical support, including STM32MP151CAD3T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32MP151CAD3T requirements.
6.How does Aetrix verify that STM32MP151CAD3T is sourced from the original manufacturer or authorized distributors?
All STM32MP151CAD3T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32MP151CAD3T meets industry standards.
7.What is the process for return or replacement of STM32MP151CAD3T?
All STM32MP151CAD3T units undergo pre-shipment inspection (PSI). If there is an issue with STM32MP151CAD3T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32MP151CAD3T part is unused and in its original packaging.
Return procedure for STM32MP151CAD3T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32MP151CAD3T Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

