STMicroelectronics STM32MP153AAA3T
- Part No.:
- STM32MP153AAA3T
- Manufacturer:
- STMicroelectronics
- Category:
- Microprocessors
- Package:
- 448-LFBGA
- Datasheet:
-
STM32MP153AAA3T.pdf
- Description:
- IC MPU STM32MP1 650MHZ 448LFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:4,630
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32MP153AAA3T from STMicroelectronics is a dual-core Arm® Cortex®-A7 (800 MHz) + Cortex®-M4 microprocessor unit (MPU) with TrustZone® security, 708 KB on-chip SRAM, and support for LPDDR3/DDR3 up to 1 Gbyte. It integrates TFT LCD controller (up to 1920×1080@30 fps), dual CAN FD interfaces (one TTCAN-capable), and 37 communication peripherals - deployed in industrial HMIs, edge gateways, and secure IoT edge nodes.
For engineers reviewing the STM32MP153AAA3T datasheet, STM32MP153AAA3T pinout, STM32MP153AAA3T application, or STM32MP153AAA3T equivalent, key selection considerations include dual-core asymmetric processing capability, hardware-accelerated crypto (SHA256/HMAC/RNG), DDR retention in Standby mode (2 µA), and TFBGA361 (12×12 mm, 0.5 mm pitch) package compatibility with high-density PCB layouts.
Technical Context
The device implements a heterogeneous dual-core architecture: two Cortex®-A7 cores share a 256 KB unified L2 cache and run Linux/Android, while the Cortex®-M4 (209 MHz) handles real-time control, sensor fusion, or secure boot via TrustZone®-isolated memory regions. Inter-processor communication uses IPCC with mailbox-based messaging and HSEM for resource arbitration.
Clock management includes five fractional PLLs supporting precise audio (I2S/SAI), video (LTDC pixel clock up to 90 MHz), and Ethernet (IEEE 1588v2) timing; power domains are segmented across A7/M4 subsystems, DDR, and analog blocks, with independent LDOs (1.1 V, 1.8 V, USB PHY) and backup regulator (~0.9 V).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Cores | Dual Arm® Cortex®-A7 @ 800 MHz + single Cortex®-M4 @ 209 MHz - enables Linux + RTOS coexistence with hardware-isolated execution environments |
| Memory Interface | LPDDR2/LPDDR3-1066 or DDR3/DDR3L-1066 (16/32-bit bus) - supports up to 1 Gbyte external RAM for rich UI and multimedia workloads |
| On-chip SRAM | 708 KB total: 256 KB AXI SYSRAM + 384 KB AHB SRAM + 64 KB Backup SRAM + 4 KB Backup domain SRAM - enables fast context switching and RTC-critical data retention |
| Security Features | Arm® TrustZone®, active tamper detection, 3072-bit fuses (96-bit UID), HASH (SHA256), HMAC, dual TRNG - meets IEC 62443-3-3 SL2 requirements for secure boot and firmware attestation |
| Graphics & Display | LCD-TFT controller with dual layer, programmable LUT, up to Full HD (1920×1080@30 fps) - drives high-resolution industrial panels without external GPU |
| Low-power Modes | Standby mode current ≤2 µA (no RTC/LSE/BKPSRAM/RETRAM) - enables battery-backed operation for months in remote monitoring nodes |
| Communication Peripherals | 2× CAN FD (1× TTCAN), 6× I2C FM+, 4× UART/USART, 6× SPI, 4× SAI, SPDIF Rx, GMAC (10/100/1000 Mbps), HDMI-CEC - supports multi-protocol industrial fieldbus and audio/video aggregation |
Pinout & Package
STM32MP153AAA3T is housed in a TFBGA361 package (12 × 12 mm, 0.5 mm ball pitch), RoHS-compliant and ECOPACK2-certified. Pin assignments follow B031 mechanical variant per DS12502 Rev 9 Section 7.4.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDCORE | Core power supply | 1.1 V nominal input for Cortex-A7/M4 logic; requires low-noise regulation due to dynamic current demands up to 1.2 A |
| VDDIO_1 | I/O bank 1 supply | 1.71–3.6 V tolerant supply for GPIOs, UART, I2C, SPI - enables direct interfacing with 1.8 V/3.3 V peripherals |
| NRST | System reset input | Active-low asynchronous reset controlling both A7 and M4 domains; internal pull-up ensures safe startup after power ramp |
| BOOT0 | Boot mode selection | High at power-up selects internal ROM bootloader; tied low enables external memory boot (eMMC/SD/NAND) |
| OSC_IN / OSC_OUT | External crystal interface | 8–48 MHz HSE input for system clock precision; supports 32.768 kHz LSE for RTC calendar accuracy ±1 ppm |
| ETH_MDIO / ETH_MDC | GMAC management interface | IEEE 802.3-compliant MDIO/MDC pair for PHY configuration and link status polling without CPU intervention |
Key Features
| Feature | Design Value |
|---|---|
| Asymmetric dual-core processing | Enables concurrent Linux application stack (A7) and deterministic real-time control (M4), eliminating need for separate MCU in gateway designs |
| Hardware crypto acceleration | SHA256/HMAC engines reduce TLS handshake latency by >80% vs. software-only implementation; dual TRNG feeds entropy pool for /dev/random |
| DDR retention in Standby | Maintains full DDR content during 2 µA Standby mode - enables instant resume from deep sleep without reloading OS image |
| TFT-LCD controller with dual layer | Supports overlay composition (e.g., GUI + video stream) and gamma correction via programmable LUT - eliminates external display processor |
| Flexible memory controller (FMC) | Direct parallel interface to NAND flash (SLC only) with 8-bit ECC - simplifies boot media design and reduces BOM cost vs. eMMC |
Applications
| Industrial HMI | Edge Gateway |
|---|---|
Use Scenario: Touch-enabled operator panel in factory automation with local alarm logging and Modbus TCP bridging. IC Role / Device Role / Timing Role: MPU executes Qt-based GUI on Cortex-A7 while Cortex-M4 manages real-time I/O scanning and CANopen master stack. Use Value: Dual-core isolation prevents GUI freezes from affecting deterministic PLC cycle times; 1920×1080@30 fps rendering meets machine vision inspection latency requirements. | Use Scenario: Smart building controller aggregating BACnet MS/TP, KNX, and LoRaWAN sensor data before forwarding to cloud via TLS-secured MQTT. IC Role / Device Role / Timing Role: Cortex-A7 hosts EdgeX Foundry framework and TLS stack; Cortex-M4 handles time-critical protocol translation and watchdog supervision. Use Value: Hardware SHA256 cuts TLS handshake time to <150 ms; dual CAN FD ports enable redundant fieldbus connectivity with TTCAN for synchronized HVAC actuator control. |
| Secure IoT Node | Medical Imaging Terminal |
Use Scenario: Portable diagnostic device requiring HIPAA-compliant data encryption, tamper-evident storage, and battery-backed RTC. IC Role / Device Role / Timing Role: MPU runs Linux with encrypted filesystem; TrustZone® isolates secure key storage; active tamper pins detect enclosure breach. Use Value: 3072-bit OTP fuses store root keys; 2 µA Standby mode extends battery life to >6 months; hardware RNG certifiable per NIST SP 800-90B. | Use Scenario: Ultrasound console displaying real-time Doppler imaging alongside DICOM metadata overlays. IC Role / Device Role / Timing Role: LTDC drives 1280×800 medical-grade display; SAI interfaces with ultrasound transducer ADC; DFSDM processes sigma-delta pressure sensor data. Use Value: Pixel clock up to 90 MHz ensures zero-frame-drop video; 16-bit ADC (3.6 Msps) captures high-fidelity RF echo signals; dual-layer LTDC overlays DICOM tags without CPU load. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar MPU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NXP i.MX 8M Mini (LPC54608) | Quad Cortex-A53 + Cortex-M4; no TrustZone®-enabled M4 isolation; lacks integrated TFT-LTDC and DFSDM | Better for Android-based multimedia; weaker for real-time sensor fusion or secure boot-critical devices | Select when prioritizing quad-core A53 performance over hardware-isolated M4 control and display integration |
| Renesas RZ/G2L (R9A07G043L2) | Dual Cortex-A55 + Cortex-M33; includes 3D GPU; no CAN FD or TTCAN; lower DDR bandwidth (LPDDR4x only) | Stronger for GUI-rich automotive IVI; unsuitable for industrial CAN FD fieldbus integration | Select for infotainment with OpenGL ES 3.1; avoid where CAN FD, TTCAN, or hardware crypto acceleration are mandatory |
Compared with i.MX 8M Mini and RZ/G2L, STM32MP153AAA3T uniquely combines TrustZone®-secured M4 real-time control, integrated TFT-LTDC, dual CAN FD with TTCAN, and hardware SHA256 - making it optimal for cost-sensitive, security-aware industrial edge nodes requiring display and fieldbus convergence.
Availability
STM32MP153AAA3T is available at Aetrix Electronics and suitable for industrial HMIs, edge gateways, and secure IoT edge nodes requiring stable component supply across multi-year production cycles.
Supply support for STM32MP153AAA3T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and analog components for industrial, automotive, and consumer markets.
The STM32MP series targets heterogeneous computing at the intelligent edge, combining Linux-capable application processors with real-time microcontroller cores - specifically engineered for secure, display-rich, and protocol-diverse industrial and IoT endpoints.
FAQ
What boot sources does STM32MP153AAA3T support?
STM32MP153AAA3T supports boot from internal ROM (with USB DFU or UART), eMMC, SD card, NAND flash (via FMC), Quad-SPI NOR, and serial NOR via XIP. Boot mode is selected by BOOT0/BOOT1 pins and internal fuse settings, enabling field-upgradable firmware without JTAG dependency.
Does STM32MP153AAA3T require an external PMIC?
No - STM32MP153AAA3T integrates multiple on-die LDOs (1.1 V core, 1.8 V USB, 1.8 V I/O, ~0.9 V backup) and a dedicated backup regulator. An external PMIC is optional for advanced power sequencing or higher-efficiency buck conversion in high-current applications.
How is TrustZone® implemented across the dual-core architecture?
TrustZone® enforces hardware-isolated memory and peripheral access for both Cortex-A7 and Cortex-M4. The TZC (TrustZone Address Space Controller) gates DDR access, ETZPC secures peripheral registers, and secure monitor calls route M4-initiated requests through A7's secure world - enabling certified secure boot and runtime attestation.
What is the maximum resolution and refresh rate supported by the LTDC?
The LTDC supports up to Full HD (1920×1080) at 30 fps or WXGA (1366×768) at 60 fps, with pixel clock up to 90 MHz. It includes two independent layers, alpha blending, color space conversion (RGB/YUV), and programmable gamma LUT - sufficient for medical and industrial displays requiring sub-16 ms latency.
STM32MP153AAA3T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 448-LFBGA
- Series:
- STM32MP1
- Packaging:
- Tray
- Product Status:
- Active
- Core Processor:
- ARM® Cortex®-A7
- Number of Cores/Bus Width:
- 2 Core, 32-Bit
- Speed:
- 209MHz, 650MHz
- Co-Processors/DSP:
- ARM® Cortex®-M4
- RAM Controllers:
- DDR3, DDR3L, LPDDR2, LPDDR3
- Graphics Acceleration:
- Yes
- Display & Interface Controllers:
- HDMI-CEC, LCD
- Ethernet:
- 10/100Mbps (1)
- SATA:
- -
- USB:
- USB 2.0 (2), USB 2.0 OTG+ PHY (3)
- Voltage - I/O:
- 2.5V, 3.3V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Security Features:
- ARM TZ
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 448-LFBGA (18x18)
- Additional Interfaces:
- CAN, Ethernet, I2C, MMC/SD/SDIO, SPDIF, SPI, UART, USB
STM32MP153AAA3T FAQ
1.How can I place an order for STM32MP153AAA3T through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32MP153AAA3T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32MP153AAA3T reliable?
The price and inventory of STM32MP153AAA3T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32MP153AAA3T is usually 5 days.
3.What payment methods are accepted for STM32MP153AAA3T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32MP153AAA3T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32MP153AAA3T?
STM32MP153AAA3T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32MP153AAA3T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32MP153AAA3T?
For technical support, including STM32MP153AAA3T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32MP153AAA3T requirements.
6.How does Aetrix verify that STM32MP153AAA3T is sourced from the original manufacturer or authorized distributors?
All STM32MP153AAA3T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32MP153AAA3T meets industry standards.
7.What is the process for return or replacement of STM32MP153AAA3T?
All STM32MP153AAA3T units undergo pre-shipment inspection (PSI). If there is an issue with STM32MP153AAA3T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32MP153AAA3T part is unused and in its original packaging.
Return procedure for STM32MP153AAA3T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32MP153AAA3T Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

