Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Embedded > Microprocessors

STMicroelectronics STM32MP153AAD3

Name: STM32MP153AAD3
Brand: STMicroelectronics
SKU: STM32MP153AAD3
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: STM32MP153AAD3

Manufacturer:: STMicroelectronics

Category:: Microprocessors

Package:: 257-TFBGA

Datasheet:: STM32MP153AAD3.pdf

Description:: IC MPU STM32MP1 650MHZ 257TFBGA

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,813

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

STM32MP153AAD3 from STMicroelectronics is a dual-core Arm® Cortex®-A7 (800 MHz) + Cortex®-M4 microprocessor unit (MPU) with TrustZone®, NEON™, and FPU, integrated TFT LCD controller, 37 communication interfaces (including 2× CAN FD with TTCAN), 29 timers, and advanced analog peripherals (2× 16-bit ADCs, 2× 12-bit DACs, DFSDM). It targets Linux-capable industrial HMI, edge gateway, and multimedia-rich embedded systems requiring secure boot, real-time co-processing, and high-resolution display support.

For engineers reviewing the STM32MP153AAD3 datasheet, STM32MP153AAD3 pinout, STM32MP153AAD3 application, or STM32MP153AAD3 equivalent, key selection considerations include dual-core asymmetric processing capability, DDR3/LPDDR3 memory controller timing compliance, TrustZone-secured peripheral partitioning, and TFBGA361 (12 × 12 mm, 0.5 mm pitch) package compatibility with high-density PCB layouts.

Technical Context

The device implements a heterogeneous dual-core architecture: two Cortex®-A7 cores run Linux in non-secure world with 256 KB unified L2 cache and Arm® NEON™ acceleration, while the Cortex®-M4 (209 MHz) handles real-time tasks in secure isolation via TrustZone®. Inter-processor communication uses IPCC with hardware semaphores (HSEM) for deterministic synchronization.

Memory subsystem includes 708 KB on-chip SRAM (256 KB AXI SYSRAM + 384 KB AHB SRAM + 64 KB Backup SRAM + 4 KB Backup SRAM), dual-mode Quad-SPI interface, and flexible external memory controller supporting LPDDR2/LPDDR3-1066 and DDR3/DDR3L-1066 up to 1 Gbyte - enabling scalable performance across cost- and bandwidth-sensitive designs.

Key Specifications

Parameter	Value and Actual Design Meaning
Cores	Dual Arm® Cortex®-A7 @ 800 MHz + single Cortex®-M4 @ 209 MHz - enables Linux + RTOS coexistence with hardware-isolated security domains.
Memory Interface	LPDDR2/LPDDR3-1066 or DDR3/DDR3L-1066, 16/32-bit bus - supports up to 1 Gbyte external DRAM with ECC-capable FMC for industrial reliability.
Analog Peripherals	2× 16-bit ADCs (up to 3.6 Msps), 2× 12-bit DACs (1 MHz), DFSDM (8-channel sigma-delta filtering) - suitable for precision sensor acquisition and audio feedback control.
Communication Interfaces	2× CAN FD (1× TTCAN), 6× I²C FM+, 4× UART/4× USART, 6× SPI, 4× SAI, SPDIF Rx, GMAC (10/100/1000 Mbps), USB 2.0 HS Host + OTG - full-stack connectivity for industrial networking and multimedia I/O.
Graphics & Display	LCD-TFT controller supporting WXGA (1366×768@60 fps) or Full HD (1920×1080@30 fps), 24-bit RGB888, dual layer with programmable LUT - enables rich GUI rendering without external GPU.
Security	Arm® TrustZone®, active tamper detection, 3072-bit fuses (96-bit unique ID), HASH (SHA256), HMAC, 2× TRNG - meets IEC 62443-3-3 SL2 requirements for secure firmware update and data confidentiality.
Package	TFBGA361, 12 × 12 mm, 0.5 mm pitch, ECOPACK2-compliant - optimized for thermal dissipation and high I/O density in compact industrial modules.

Pinout & Package

STM32MP153AAD3 is housed in a TFBGA361 package (12 × 12 mm, 0.5 mm ball pitch), compliant with ECOPACK2 environmental standards. The package supports 176 general-purpose I/Os with interrupt capability, including up to 8 secure I/Os and 6 wakeup pins.

Pin/Terminal	Circuit Role	Design Meaning
VDDCORE	Core power supply	1.1 V ±5% regulated input for CPU cores and internal logic; requires low-noise decoupling per datasheet Section 6.3.5.
VDDIO_1–VDDIO_5	I/O domain supplies	1.71–3.6 V configurable per bank; 5 V-tolerant operation enables direct interfacing with legacy 5 V peripherals.
NRST	System reset input	Active-low asynchronous reset; internal pull-up ensures safe startup; compatible with external reset supervisors (e.g., STM8TL52).
BOOT0 / BOOT1	Boot mode selection	Two-pin strap configuration defining primary boot source (FSMC, QSPI, SDMMC, USB, etc.) per Table 2 of DS12502 Rev 9.
OSC_IN / OSC_OUT	External crystal oscillator inputs	Supports 8–48 MHz HSE and 32.768 kHz LSE crystals; critical for precise clock tree initialization and RTC accuracy.
ETH_MDC / ETH_MDIO	GMAC management interface	IEEE 802.3-compliant MDIO bus for PHY register access; enables dynamic PHY configuration and link status monitoring.

Key Features

Feature	Design Value
Asymmetric multiprocessing (AMP)	Linux on Cortex-A7 + real-time control on Cortex-M4 with zero-copy IPC via shared memory and IPCC - eliminates RTOS/Linux context-switch latency.
TrustZone-enabled peripheral protection	ETZPC enforces secure/non-secure access rights per peripheral; TZC filters DDR accesses - prevents unauthorized DMA or memory-mapped I/O access.
Low-power retention modes	Standby mode draws only 2 µA (no RTC/LSE/BKPSRAM/RETRAM); DDR retention enabled - ideal for battery-backed edge nodes requiring instant wake-up.
Hardware-accelerated crypto	HASH engine supports SHA256 and HMAC; 2× TRNG with three independent oscillators - accelerates TLS handshake and secure boot verification by >10× vs. software-only.
Flexible display pipeline	LTDC supports alpha blending, color keying, and dual-layer composition at 90 MHz pixel clock - enables overlay-based UIs (e.g., alarm banners over live video feed) without CPU load.

Applications

Industrial HMI Panel

Smart Gateway Controller

Use Scenario: Touchscreen-based operator interface for PLC-controlled machinery with real-time diagnostics and firmware update capability.

IC Role / Device Role / Timing Role: MPU executes Linux-based Qt application framework; Cortex-M4 manages CAN FD motion control loop (≤100 µs jitter) and analog sensor sampling.

Use Value: Dual-core isolation ensures GUI responsiveness remains unaffected during deterministic motor control execution; TFT controller drives 7-inch WVGA display at 60 fps.

Use Scenario: Field-deployed protocol translator aggregating Modbus RTU, CAN FD, and Ethernet/IP traffic into MQTT/HTTPS cloud uplink.

IC Role / Device Role / Timing Role: Cortex-A7 hosts EdgeX Foundry container runtime and TLS-secured MQTT client; Cortex-M4 handles time-triggered CAN FD scheduling (TTCAN) and hardware timestamping.

Use Value: Integrated GMAC + dual CAN FD + crypto accelerators eliminate need for external PHY, CAN transceivers, and TLS offload IC - reducing BOM count by 4 components.

Medical Imaging Terminal

Automotive Diagnostic Tool

Use Scenario: Portable ultrasound preview station receiving DICOM streams over Gigabit Ethernet and rendering grayscale B-mode images on integrated LCD.

IC Role / Device Role / Timing Role: Cortex-A7 runs Debian with OpenCV-based image preprocessing; LTDC composites DICOM metadata overlays onto DCMI-captured frames.

Use Value: 140 MB/s DCMI bandwidth and 90 MHz pixel clock enable real-time 1024×768@30 fps grayscale rendering; DFSDM processes piezoelectric transducer feedback with 16-bit resolution.

Use Scenario: Handheld OBD-II scanner supporting UDS, DoIP, and J2534 pass-through for ECU reprogramming and live parameter streaming.

IC Role / Device Role / Timing Role: Cortex-M4 implements ISO 15765-2 transport layer and CAN FD physical layer timing; Cortex-A7 hosts web UI and Wi-Fi stack.

Use Value: Hardware CRC units accelerate ISO-TP frame checksumming; 5× PLLs ensure precise 500 kbps/2 Mbps CAN FD bit timing across temperature ranges (−40°C to +85°C).

Equivalent & Alternatives

The following parts are listed as comparable options for similar MPU applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
i.MX 8M Mini (NXP)	Quad Cortex-A53 + Cortex-M4, no TrustZone-peripheral isolation; supports LPDDR4 but lacks TTCAN and integrated DFSDM.	Better multimedia codec support (VPU), weaker real-time determinism and analog acquisition capability.	Select when video encoding/decoding dominates over secure real-time control and precision analog sensing.
RZ/G2L (Renesas)	Dual Cortex-A55 + Cortex-M33, higher IPC/MHz but no NEON; includes 3D GPU but lacks HDMI-CEC and SPDIF Rx.	Stronger graphics performance, limited industrial interface breadth (only 1× CAN FD, no TTCAN or SAI stereo audio).	Select for GUI-centric applications where Linux GUI performance outweighs industrial fieldbus and audio I/O requirements.

Compared with i.MX 8M Mini and RZ/G2L, STM32MP153AAD3 uniquely balances Linux application capability, hard real-time M4 control, industrial interface richness (TTCAN, SPDIF, SAI), and on-chip analog precision - making it optimal for safety-aware edge devices requiring both intelligence and deterministic I/O.

Availability

STM32MP153AAD3 is available at Aetrix Electronics and suitable for industrial HMI, smart gateway, medical imaging terminal, and automotive diagnostic tool applications requiring stable component supply across extended product lifecycles.

Supply support for STM32MP153AAD3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and analog/mixed-signal products for industrial, automotive, and consumer markets.

The STM32MP series targets Linux-capable embedded applications demanding security, real-time responsiveness, and rich peripheral integration - bridging the gap between microcontrollers and application processors for edge intelligence.

FAQ

What boot sources does STM32MP153AAD3 support?

STM32MP153AAD3 supports eight boot modes configured via BOOT0/BOOT1 pins: eMMC/SD card, Quad-SPI flash, NOR/NAND flash via FSMC, USB mass storage, and serial interfaces (UART/USB DFU). Boot ROM validates signed images using embedded public keys stored in OTP fuses, enforcing secure boot chain integrity before loading FSBL.

Does STM32MP153AAD3 require an external PMIC?

No - STM32MP153AAD3 integrates multiple on-chip LDOs (1.1 V core, 1.8 V USB, 1.8 V RETRAM, 0.9 V backup) and a dedicated backup regulator. However, external PMICs (e.g., STPMIC1) are recommended for multi-rail sequencing, enhanced thermal management, and dynamic voltage scaling in high-performance configurations.

How is TrustZone implemented for peripheral security?

TrustZone is enforced through ETZPC (Embedded TrustZone Protection Controller), which assigns each peripheral to secure or non-secure access domains at reset. TZC (TrustZone Address Space Controller) filters DDR memory accesses, while HSEM (Hardware Semaphore) coordinates secure/non-secure resource sharing - all verified by BSEC during boot.

What is the maximum DDR clock frequency supported?

STM32MP153AAD3 supports DDR3/DDR3L and LPDDR2/LPDDR3 at data rates up to 1066 MT/s (533 MHz clock), with 16- or 32-bit bus widths. The DDRCTRL controller includes 8-bit ECC support and adaptive refresh control - validated per JEDEC JESD79-3E and JESD209-2 specifications.

STM32MP153AAD3 Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Package/Case:: 257-TFBGA

Series:: STM32MP1

Packaging:: Tray

Product Status:: Active

Core Processor:: ARM® Cortex®-A7

Number of Cores/Bus Width:: 2 Core, 32-Bit

Speed:: 209MHz, 650MHz

Co-Processors/DSP:: ARM® Cortex®-M4

RAM Controllers:: DDR3, DDR3L, LPDDR2, LPDDR3

Graphics Acceleration:: Yes

Display & Interface Controllers:: HDMI-CEC, LCD

Ethernet:: 10/100Mbps (1)

SATA:: -

USB:: USB 2.0 (2), USB 2.0 OTG+ PHY (3)

Voltage - I/O:: 2.5V, 3.3V

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Security Features:: ARM TZ

Mounting Type:: Surface Mount

Supplier Device Package:: 257-TFBGA (10x10)

Additional Interfaces:: CAN, Ethernet, I2C, MMC/SD/SDIO, SPDIF, SPI, UART, USB

STM32MP153AAD3 FAQ

1.How can I place an order for STM32MP153AAD3 through Aetrix?

Please submit a Request for Quotation (RFQ) for STM32MP153AAD3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for STM32MP153AAD3 reliable?

The price and inventory of STM32MP153AAD3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32MP153AAD3 is usually 5 days.

3.What payment methods are accepted for STM32MP153AAD3?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32MP153AAD3 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for STM32MP153AAD3?

STM32MP153AAD3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your STM32MP153AAD3 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for STM32MP153AAD3?

For technical support, including STM32MP153AAD3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32MP153AAD3 requirements.

6.How does Aetrix verify that STM32MP153AAD3 is sourced from the original manufacturer or authorized distributors?

All STM32MP153AAD3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32MP153AAD3 meets industry standards.

7.What is the process for return or replacement of STM32MP153AAD3?

All STM32MP153AAD3 units undergo pre-shipment inspection (PSI). If there is an issue with STM32MP153AAD3, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The STM32MP153AAD3 part is unused and in its original packaging.

Return procedure for STM32MP153AAD3:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…