STMicroelectronics STM32MP153DAB1
- Part No.:
- STM32MP153DAB1
- Manufacturer:
- STMicroelectronics
- Category:
- Microprocessors
- Package:
- 354-LFBGA
- Datasheet:
-
STM32MP153DAB1.pdf
- Description:
- IC MPU STM32MP1 800MHZ 354LFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:504
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32MP153DAB1 from STMicroelectronics is a dual-core Arm® Cortex®-A7 (800 MHz) + Cortex®-M4 microprocessor unit (MPU) with TrustZone®, NEON™, and FPU support. It integrates 708 KB on-chip SRAM, LPDDR2/LPDDR3/DDR3 memory controller, LCD-TFT controller (up to 1920×1080@30 fps), and 2× CAN FD interfaces - deployed in industrial HMIs, edge gateways, and smart building controllers requiring real-time Linux + bare-metal coexistence.
For engineers reviewing the STM32MP153DAB1 datasheet, STM32MP153DAB1 pinout, STM32MP153DAB1 application, or STM32MP153DAB1 equivalent, key selection considerations include dual-core isolation via TrustZone®, DDR memory retention in Standby mode (2 µA total current), HDMI-CEC and SPDIF Rx support, and TFBGA361 (12×12 mm, 0.5 mm pitch) package compatibility with high-density PCB layouts.
Technical Context
The device implements a heterogeneous dual-core architecture: two Cortex-A7 cores share a 256 KB unified L2 cache and run Linux-based applications, while the Cortex-M4 (209 MHz) handles deterministic real-time tasks - coordinated via IPCC and HSEM hardware semaphores. Memory subsystem includes AXI SYSRAM (256 KB), AHB SRAM (384 KB), and dedicated 4 KB backup SRAM with RTC coupling.
Communication infrastructure features six I²C FM+ ports, four UART/USART with LIN/IrDA/ISO7816, six SPI (three with I²S audio-class accuracy), four SAI interfaces, dual CAN FD (one TTCAN-capable), Gigabit Ethernet GMAC with IEEE 1588v2 hardware timestamping, and USB 2.0 HS Host + FS OTG simultaneously - enabling concurrent protocol stacks for industrial networking and multimedia I/O.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Cores | Dual Arm® Cortex®-A7 @ 800 MHz + single Cortex®-M4 @ 209 MHz - enables Linux + RTOS co-execution with hardware-enforced isolation |
| Memory | 708 KB internal SRAM (256 KB AXI SYSRAM + 384 KB AHB SRAM + 64 KB Backup SRAM + 4 KB Backup SRAM) - supports fast boot, secure context storage, and RTC-coupled state retention |
| External Memory | LPDDR2/LPDDR3-1066 or DDR3/DDR3L-1066 up to 1 GB - provides bandwidth for GUI rendering and video streaming in embedded displays |
| Graphics | LCD-TFT controller supporting WXGA (1366×768@60 fps) or Full HD (1920×1080@30 fps) - drives industrial panels without external GPU |
| Analog | 2× 16-bit ADCs (up to 3.6 Msps), 2× 12-bit DACs (1 MHz), DFSDM with 8 channels - enables precision sensor acquisition and audio playback in edge nodes |
| Security | Arm® TrustZone®, active tamper detection, 3072-bit fuses (96-bit unique ID), HASH (SHA256), HMAC, dual TRNG - meets IEC 62443-3-3 SL2 requirements for industrial firmware integrity |
| Low Power | 2 µA in Standby mode (no RTC, no LSE, no BKPSRAM, no RETRAM) - enables battery-backed operation for remote monitoring endpoints |
Pinout & Package
STM32MP153DAB1 uses a TFBGA361 package (12 × 12 mm, 0.5 mm ball pitch, B031 marking), RoHS-compliant and ECOPACK2 certified. Pinout validated per STMicroelectronics DS12502 Rev 9 Section 4 (pages 57–90) and Package Info Section 7.4.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDCORE | Core power supply | 1.1 V ±3% regulated input for CPU cores and L2 cache - requires low-noise external regulation |
| VDDIO | I/O power supply | 1.71–3.6 V with 5 V-tolerant pins - enables direct interfacing with legacy 3.3 V/5 V peripherals |
| NRST | Asynchronous reset input | Active-low signal asserting full system reset - compatible with push-button or PMIC-driven reset sequencing |
| BOOT0 | Boot mode selection | High at power-up selects internal Flash or eMMC boot; low selects SD card or serial interface - defines primary firmware source |
| OSC_IN / OSC_OUT | External crystal oscillator interface | Supports 8–48 MHz HSE for system clock stability and 32.768 kHz LSE for RTC accuracy - critical for time-sensitive industrial protocols |
| ETH_MDIO / ETH_MDC | Ethernet management interface | IEEE 802.3-compliant MDIO/MDC bus for PHY configuration - enables auto-negotiation and link status monitoring |
Key Features
| Feature | Design Value |
|---|---|
| TrustZone-enabled peripheral isolation | Hardware-enforced memory and peripheral access control between A7 and M4 domains - prevents unauthorized firmware access to secure peripherals like RNG or tamper sensors |
| Dual CAN FD with TTCAN | One CAN FD controller supports time-triggered communication (TTCAN) - enables deterministic scheduling for automotive-grade diagnostics and control loops |
| SPDIF Rx with 4 inputs | Four-channel S/PDIF receiver supporting consumer audio formats - allows integration of multi-source digital audio in media gateways without external decoders |
| HDMI-CEC interface | Consumer Electronics Control channel compliant with HDMI 1.3a - enables one-touch play and system-wide power management in smart home hubs |
| DFSDM with 8 channels | Digital filter for sigma-delta modulators supporting simultaneous oversampled sensor inputs - eliminates need for external delta-sigma ADC front-ends in vibration or current sensing |
Applications
| Industrial HMI | Edge Gateway |
|---|---|
Use Scenario: Touchscreen-based operator interface for PLC-controlled machinery with local data logging and alarm visualization. IC Role / Device Role / Timing Role: MPU executing Linux-based Qt application layer while Cortex-M4 manages real-time I/O scanning and watchdog supervision. Use Value: Dual-core separation ensures GUI responsiveness remains unaffected during cyclic I/O updates; DDR retention in Standby enables instant resume after power interruption. | Use Scenario: Protocol translation node aggregating Modbus RTU, CAN FD, and MQTT traffic between factory floor devices and cloud platforms. IC Role / Device Role / Timing Role: Cortex-A7 hosts containerized EdgeX services and TLS-secured MQTT client; Cortex-M4 handles deterministic CAN FD frame timing and CRC offload. Use Value: Integrated CAN FD + Gigabit Ethernet + hardware crypto accelerates secure field-to-cloud bridging without external co-processors. |
| Smart Building Controller | Medical Display Terminal |
Use Scenario: HVAC and lighting controller with occupancy sensing, energy metering, and local web UI served over Ethernet/Wi-Fi. IC Role / Device Role / Timing Role: Cortex-A7 runs lightweight web server and BACnet/IP stack; Cortex-M4 samples analog temperature/humidity sensors and drives PWM fan control. Use Value: On-chip 16-bit ADCs and DACs eliminate external signal conditioning ICs; TrustZone isolates credential storage from network-facing services. | Use Scenario: Portable diagnostic display showing ultrasound or ECG waveforms with touch navigation and DICOM export capability. IC Role / Device Role / Timing Role: Cortex-A7 renders medical UI and manages DICOM file transfer; Cortex-M4 acquires high-fidelity analog biosignals via DFSDM and performs real-time filtering. Use Value: DFSDM's 8-channel sigma-delta support enables simultaneous multi-lead ECG acquisition; LCD-TFT controller drives 1920×1080 panel at 30 fps for clinical-grade image clarity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar MPU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32MP157CAB1 | Same core architecture but adds dual-display support (dual LTDC), higher GPU frequency (533 MHz), and additional PCIe Gen2 interface - no change in SRAM or DDR controller specs | Required for dual-panel HMIs or PCIe-connected NVMe storage - unnecessary overhead for single-display or non-PCIe use cases | Select when dual independent displays or local high-speed storage are mandatory; otherwise STM32MP153DAB1 offers lower BOM cost and thermal footprint |
| i.MX 8M Mini (NXP) | Quad Cortex-A53 + Cortex-M4, integrated GC7000UL GPU, no TrustZone-peripheral isolation, different DDR controller (LPDDR4 only), lacks HDMI-CEC and SPDIF Rx | Better for Android-based multimedia UIs; weaker for industrial security compliance due to absence of TrustZone peripheral protection | Prefer for Android/Linux multimedia applications where GPU performance outweighs security certification needs; avoid when TTCAN, tamper detection, or CEC are required |
Compared with STM32MP157CAB1, the STM32MP153DAB1 reduces die size and power envelope while retaining identical dual-core execution, DDR support, and industrial interface set - making it optimal for cost- and thermal-constrained edge controllers. Against i.MX 8M Mini, it trades raw A53 compute for stronger hardware security primitives and richer industrial I/O, better aligning with IEC 62443 and ISO 13849 system requirements.
Availability
STM32MP153DAB1 is available at Aetrix Electronics and suitable for industrial HMIs, edge gateways, and smart building controllers requiring stable component supply across extended product lifecycles and rigorous environmental qualification.
Supply support for STM32MP153DAB1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, MEMS, and automotive SoCs since 1987.
The STM32MP series targets heterogeneous embedded applications requiring Linux-capable processing alongside real-time determinism - optimized for industrial automation, human-machine interfaces, and secure edge computing with built-in TrustZone and cryptographic acceleration.
FAQ
What boot sources does STM32MP153DAB1 support?
The STM32MP153DAB1 supports boot from multiple sources including eMMC, SD card, NAND Flash (via FMC), Quad-SPI NOR Flash, and USB device mode. Boot mode is selected by BOOT0 and BOOT1 pins at power-up, with fallback to serial loader if primary source fails - enabling robust field firmware recovery and flexible production programming.
Does STM32MP153DAB1 include hardware crypto acceleration?
Yes - it integrates two dedicated hash processors supporting MD5, SHA-1, SHA-224, and SHA-256 with HMAC; two true random number generators (TRNG) each using three independent oscillators; and two CRC calculation units. These accelerate TLS handshake, secure boot verification, and firmware signature validation without burdening the application cores.
How is TrustZone implemented on STM32MP153DAB1?
TrustZone is implemented at both system and peripheral levels: the Cortex-A7 cores include TrustZone security extensions for memory partitioning, while dedicated peripherals - ETZPC (external memory), TZC (DDR address space controller), and BSEC (OTP/secure boot) - enforce hardware-isolated secure worlds. This enables secure boot, encrypted firmware storage, and isolated execution of cryptographic keys and tamper responses.
What is the maximum pixel clock frequency supported by the LCD-TFT controller?
The LCD-TFT controller supports a maximum pixel clock of 90 MHz, enabling native Full HD (1920×1080) resolution at 30 fps or WXGA (1366×768) at 60 fps. It includes dual programmable color LUTs and two overlay layers - allowing alpha-blended UI elements and real-time video overlays without GPU intervention.
STM32MP153DAB1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 354-LFBGA
- Series:
- STM32MP1
- Packaging:
- Tray
- Product Status:
- Active
- Core Processor:
- ARM® Cortex®-A7
- Number of Cores/Bus Width:
- 2 Core, 32-Bit
- Speed:
- 209MHz, 800MHz
- Co-Processors/DSP:
- ARM® Cortex®-M4
- RAM Controllers:
- DDR3, DDR3L, LPDDR2, LPDDR3
- Graphics Acceleration:
- Yes
- Display & Interface Controllers:
- HDMI-CEC, LCD
- Ethernet:
- 10/100Mbps (1)
- SATA:
- -
- USB:
- USB 2.0 (2), USB 2.0 OTG+ PHY (3)
- Voltage - I/O:
- 2.5V, 3.3V
- Operating Temperature:
- -20°C ~ 105°C (TJ)
- Grade:
- -
- Qualification:
- -
- Security Features:
- ARM TZ
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 354-LFBGA (16x16)
- Additional Interfaces:
- CAN, Ethernet, I2C, MMC/SD/SDIO, SPDIF, SPI, UART, USB
STM32MP153DAB1 FAQ
1.How can I place an order for STM32MP153DAB1 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32MP153DAB1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32MP153DAB1 reliable?
The price and inventory of STM32MP153DAB1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32MP153DAB1 is usually 5 days.
3.What payment methods are accepted for STM32MP153DAB1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32MP153DAB1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32MP153DAB1?
STM32MP153DAB1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32MP153DAB1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32MP153DAB1?
For technical support, including STM32MP153DAB1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32MP153DAB1 requirements.
6.How does Aetrix verify that STM32MP153DAB1 is sourced from the original manufacturer or authorized distributors?
All STM32MP153DAB1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32MP153DAB1 meets industry standards.
7.What is the process for return or replacement of STM32MP153DAB1?
All STM32MP153DAB1 units undergo pre-shipment inspection (PSI). If there is an issue with STM32MP153DAB1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32MP153DAB1 part is unused and in its original packaging.
Return procedure for STM32MP153DAB1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32MP153DAB1 Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

