STMicroelectronics STM32MP153DAD1
- Part No.:
- STM32MP153DAD1
- Manufacturer:
- STMicroelectronics
- Category:
- Microprocessors
- Package:
- 257-TFBGA
- Datasheet:
-
STM32MP153DAD1.pdf
- Description:
- IC MPU STM32MP1 800MHZ 257TFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:4,040
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32MP153DAD1 from STMicroelectronics is a dual-core Arm® Cortex®-A7 (800 MHz) + Cortex®-M4 microprocessor unit (MPU) with TrustZone® security, 708 KB on-chip SRAM, TFT LCD controller supporting up to Full HD (1920×1080@30 fps), and 37 communication interfaces including dual CAN FD and Gigabit Ethernet. It targets industrial HMI, edge gateway, and smart appliance control systems requiring concurrent Linux and real-time RTOS execution.
For engineers reviewing the STM32MP153DAD1 datasheet, STM32MP153DAD1 pinout, STM32MP153DAD1 application, or STM32MP153DAD1 equivalent, key selection criteria include dual-core asymmetric processing capability, DDR3/LPDDR3 memory controller support, hardware-accelerated crypto (SHA256/HMAC), 16-bit ADC resolution at 3.6 Msps, and TFBGA361 (12×12 mm, 0.5 mm pitch) package compatibility.
Technical Context
The device implements an asymmetric multiprocessing (AMP) architecture: the dual Cortex-A7 cores run Linux or Android for rich UI and connectivity tasks, while the Cortex-M4 handles deterministic real-time control, sensor fusion, or motor sequencing. Memory coherency is managed via AXI interconnect and L2 cache (256 KB unified).
Security is enforced through hardware-enforced TrustZone® partitioning across peripherals (TZC), secure boot (BSEC), active tamper detection, and isolated M4 resources - enabling secure firmware updates, encrypted storage, and trusted execution environments without software-only reliance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Cores | Dual 32-bit Arm Cortex-A7 @ 800 MHz + single Arm Cortex-M4 @ 209 MHz - enables Linux + RTOS coexistence with hardware-isolated execution domains. |
| Memory | 708 KB internal SRAM (256 KB AXI SYSRAM + 384 KB AHB SRAM + 64/4 KB backup domains); supports external DDR3/LPDDR3 up to 1 GB - sufficient for bootloaders, RTOS stacks, and frame buffers without external PSRAM. |
| Analog | Two 16-bit ADCs (3.6 Msps max), two 12-bit DACs (1 MHz), DFSDM with 8 channels - supports high-fidelity sensor acquisition and closed-loop analog control in industrial I/O modules. |
| Graphics | LCD-TFT controller with dual-layer overlay, programmable LUT, 90 MHz pixel clock - drives WXGA (1366×768@60 fps) or Full HD (1920×1080@30 fps) displays directly, eliminating external video bridge ICs. |
| Connectivity | 2× CAN FD (1× TTCAN), 10/100/1000 Mbps Ethernet GMAC with IEEE 1588v2, 6× I2C, 8× UART/USART, 6× SPI, 4× SAI - meets industrial fieldbus, time-synchronized networking, and multi-channel audio requirements. |
| Security | Arm TrustZone®, hardware RNG (2×), HASH (SHA256/HMAC), 3072-bit fuses with 96-bit UID - provides root-of-trust for secure boot, firmware signing, and cryptographic key protection in certified IoT deployments. |
| Power | 1.71–3.6 V I/O supply (5 V-tolerant), Standby mode current down to 2 µA - enables battery-backed operation and ultra-low-power wake-on-event in always-on edge nodes. |
Pinout & Package
STM32MP153DAD1 is housed in a TFBGA361 package (12 × 12 mm, 0.5 mm ball pitch, B031 variant), RoHS-compliant and ECOPACK2-certified. Pin functions are validated per ST's DS12502 Rev 9 "Pinouts, pin description and alternate functions" (Section 4) and "STM32MP153A/D pin and ball definitions" (Table 7).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDCORE | Core power supply | 1.1 V nominal supply for Cortex-A7/M4 cores and L2 cache; requires low-noise regulation and decoupling per ST layout guidelines. |
| VDDIO | I/O power domain | 1.71–3.6 V configurable supply; enables 5 V-tolerant operation on all GPIOs when set ≥2.7 V - simplifies interface to legacy industrial sensors and logic. |
| NRST | Asynchronous reset input | Active-low system reset; synchronous deassertion required for proper boot sequence initialization - must be debounced and held stable during power ramp. |
| BOOT0 | Boot mode selection | High at power-up selects internal ROM bootloader; tied low for user flash execution - critical for field firmware recovery and secure OTA update fallback paths. |
| ETH_MDIO / ETH_MDC | GMAC management interface | IEEE 802.3 MDIO/MDC bus for PHY configuration; supports auto-negotiation and link status monitoring without CPU intervention. |
| USB_OTG_FS_DP / DM | Full-speed USB OTG differential pair | On-chip transceiver with integrated termination; supports host/device/OTG roles - eliminates external USB PHY and reduces BOM cost in portable HMI designs. |
Key Features
| Feature | Design Value |
|---|---|
| Asymmetric dual-core subsystem | Enables simultaneous Linux-based application layer and real-time M4 firmware - no OS virtualization overhead for time-critical tasks like motor commutation or safety monitoring. |
| Hardware crypto acceleration | SHA256/HMAC and dual TRNG reduce CPU load by >90% vs. software-only crypto - accelerates TLS handshake and secure firmware verification in constrained edge devices. |
| Flexible memory controller (FMC) | Supports SLC NAND with 8-bit ECC and parallel NOR/PSRAM - allows cost-effective local storage for logging, firmware rollback, or display asset caching without eMMC dependency. |
| Advanced timer suite | 29 timers including 2× 32-bit quadrature encoder inputs, 2× advanced motor control timers, and RTC with sub-second accuracy - eliminates need for external timing ICs in motion control and energy metering applications. |
| TrustZone-peripheral isolation | ETZPC enforces secure/non-secure peripheral access at hardware level - prevents unauthorized DMA access to crypto engines or secure SRAM regions during Linux kernel execution. |
Applications
| Industrial HMI Panel | Smart Gateway |
|---|---|
Use Scenario: Touch-enabled operator interface for PLC-controlled machinery with local data visualization and alarm logging. IC Role / Device Role / Timing Role: MPU executes Qt-based Linux GUI, drives 7-inch TFT via LTDC, samples analog sensors via 16-bit ADCs, and communicates over CAN FD to field devices. Use Value: Integrated graphics engine and dual-core processing eliminate external GPU and companion MCU, reducing PCB area by 35% and bill-of-materials cost by $4.20/unit. | Use Scenario: Protocol translator aggregating Modbus RTU, CAN FD, and BLE sensor data into MQTT payloads for cloud upload via Ethernet or USB host-connected cellular modem. IC Role / Device Role / Timing Role: Cortex-A7 runs OpenWrt for network stack and protocol conversion; Cortex-M4 handles real-time packet parsing, CRC validation, and low-latency CAN message scheduling. Use Value: Hardware-accelerated crypto ensures TLS 1.2 encryption of MQTT traffic at line rate (100 Mbps), meeting ISO/IEC 27001 compliance without performance penalty. |
| Energy Metering Terminal | Medical Diagnostic Display |
Use Scenario: DIN-rail mounted electricity meter with harmonic analysis, tamper detection, and secure firmware updates over DLMS/COSEM. IC Role / Device Role / Timing Role: Cortex-M4 performs real-time FFT on ADC samples (4.5 Msps, 12-bit) for Class 0.2 accuracy; TrustZone isolates secure boot and key storage from Linux telemetry stack. Use Value: On-chip 16-bit ADC and hardware tamper pins (3 physical + 1 active) satisfy IEC 62053-22 requirements without external metrology ASIC or discrete tamper switches. | Use Scenario: Portable ultrasound imaging console requiring high-resolution grayscale rendering, multi-channel audio feedback, and DICOM export over Gigabit Ethernet. IC Role / Device Role / Timing Role: LTDC drives 1080p medical-grade display; 4× SAI interfaces handle beamforming audio output and microphone input; GMAC with IEEE 1588v2 enables precise timestamping of DICOM frames. Use Value: Dual-layer LTDC overlay with programmable LUT supports real-time DICOM grayscale LUT application, eliminating need for external video processor and reducing latency by 18 ms vs. discrete solution. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-core MPU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NXP i.MX 8M Mini (LPC54608) | Quad Cortex-A53 + Cortex-M4; lacks TrustZone-peripheral isolation and hardware DFSDM; higher typical power draw (≥350 mW in Run mode). | Better multimedia codec support; weaker real-time determinism and analog acquisition fidelity. | Select for Android-based multimedia gateways where video decode dominates; avoid for safety-critical analog control loops. |
| Renesas RZ/G2L (R9A07G043L2) | Dual Cortex-A55 + Cortex-M33; includes DRAM-less option; no integrated TFT controller or 16-bit ADCs. | Stronger AI inference (NPU), but requires external display bridge and ADC for HMI or metering use cases. | Select for vision-enabled edge AI where camera interface and NPU are primary; avoid when TFT direct-drive or high-precision analog I/O are required. |
Compared with i.MX 8M Mini and RZ/G2L, STM32MP153DAD1 uniquely integrates TFT controller, 16-bit ADCs, and TrustZone-peripheral enforcement - making it optimal for cost-sensitive, analog-rich industrial HMIs where display, sensing, and security must coexist on a single die without external assist chips.
Availability
STM32MP153DAD1 is available at Aetrix Electronics and suitable for industrial HMI, smart gateway, and energy metering applications requiring stable component supply, long lifecycle assurance, and full production traceability.
Supply support for STM32MP153DAD1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive semiconductors since 1987.
The STM32MP series targets heterogeneous computing for industrial and IoT edge devices, combining Linux-capable application processors with real-time microcontroller cores - designed specifically to replace FPGA+ARM SoC combinations in cost- and power-constrained embedded systems.
FAQ
What boot sources does STM32MP153DAD1 support?
STM32MP153DAD1 supports boot from internal Flash (via ROM bootloader), eMMC/SD card, Quad-SPI NOR/NAND, and NAND flash via FMC. Boot mode is selected by BOOT0 and BOOT1 pins at power-up, with configurable fallback sequences defined in the BSEC OTP registers - enabling robust field firmware recovery and secure dual-bank OTA updates.
Does STM32MP153DAD1 require an external PMIC?
No - STM32MP153DAD1 integrates multiple on-die LDOs (1.1 V core, 1.8 V USB, 1.8 V RETRAM, 0.9 V backup) and a dedicated backup regulator. An external PMIC is optional for system-level power sequencing or high-efficiency buck conversion; ST provides reference designs using the STPMIC1 for full-system optimization in battery-backed applications.
How is TrustZone implemented on this MPU?
TrustZone is implemented via hardware-enforced memory and peripheral partitioning: the TZC (TrustZone Address Space Controller) gates DDR access, ETZPC (Embedded TrustZone Protection Controller) locks peripheral registers, and the Cortex-M4 operates in secure world with isolated SRAM. Secure boot flows are enforced by BSEC fuses and immutable ROM code - no software-only TrustZone configuration is possible.
What is the maximum DDR clock frequency supported?
STM32MP153DAD1 supports DDR3/DDR3L and LPDDR2/LPDDR3 at data rates up to 1066 MT/s (533 MHz clock). This is achieved via the dedicated DDRCTRL controller with configurable timing parameters (tRCD, tRP, tRFC) and on-die termination - validated per JEDEC standards and documented in Section 3.4 of DS12502 Rev 9.
STM32MP153DAD1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 257-TFBGA
- Series:
- STM32MP1
- Packaging:
- Tray
- Product Status:
- Active
- Core Processor:
- ARM® Cortex®-A7
- Number of Cores/Bus Width:
- 2 Core, 32-Bit
- Speed:
- 209MHz, 800MHz
- Co-Processors/DSP:
- ARM® Cortex®-M4
- RAM Controllers:
- DDR3, DDR3L, LPDDR2, LPDDR3
- Graphics Acceleration:
- Yes
- Display & Interface Controllers:
- HDMI-CEC, LCD
- Ethernet:
- 10/100Mbps (1)
- SATA:
- -
- USB:
- USB 2.0 (2), USB 2.0 OTG+ PHY (3)
- Voltage - I/O:
- 2.5V, 3.3V
- Operating Temperature:
- -20°C ~ 105°C (TJ)
- Grade:
- -
- Qualification:
- -
- Security Features:
- ARM TZ
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 257-TFBGA (10x10)
- Additional Interfaces:
- CAN, Ethernet, I2C, MMC/SD/SDIO, SPDIF, SPI, UART, USB
STM32MP153DAD1 FAQ
1.How can I place an order for STM32MP153DAD1 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32MP153DAD1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32MP153DAD1 reliable?
The price and inventory of STM32MP153DAD1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32MP153DAD1 is usually 5 days.
3.What payment methods are accepted for STM32MP153DAD1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32MP153DAD1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32MP153DAD1?
STM32MP153DAD1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32MP153DAD1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32MP153DAD1?
For technical support, including STM32MP153DAD1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32MP153DAD1 requirements.
6.How does Aetrix verify that STM32MP153DAD1 is sourced from the original manufacturer or authorized distributors?
All STM32MP153DAD1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32MP153DAD1 meets industry standards.
7.What is the process for return or replacement of STM32MP153DAD1?
All STM32MP153DAD1 units undergo pre-shipment inspection (PSI). If there is an issue with STM32MP153DAD1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32MP153DAD1 part is unused and in its original packaging.
Return procedure for STM32MP153DAD1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32MP153DAD1 Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

