Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Embedded > Microprocessors

STMicroelectronics STM32MP153FAB1

Name: STM32MP153FAB1
Brand: STMicroelectronics
SKU: STM32MP153FAB1
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: STM32MP153FAB1

Manufacturer:: STMicroelectronics

Category:: Microprocessors

Package:: 354-LFBGA

Datasheet:: STM32MP153FAB1.pdf

Description:: IC MPU STM32MP1 800MHZ 354LFBGA

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,140

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

STM32MP153FAB1 from STMicroelectronics is a dual-core Arm® Cortex®-A7 (800 MHz) + Cortex®-M4 (209 MHz) microprocessor unit with TrustZone® security, 708 KB on-chip SRAM, LPDDR3/DDR3 memory controller, and integrated LCD-TFT controller supporting WXGA@60 fps. It integrates 2× CAN FD (one TTCAN), Gigabit Ethernet GMAC with IEEE 1588v2, and hardware crypto accelerators (AES-256, SHA-256, RNG). Used in industrial HMI, edge gateway, and secure IoT gateway designs requiring concurrent Linux and real-time RTOS execution.

For engineers reviewing the STM32MP153FAB1 datasheet, STM32MP153FAB1 pinout, STM32MP153FAB1 application, or STM32MP153FAB1 equivalent, key selection considerations include dual-core isolation via TrustZone®, DDR memory retention in Standby mode (2 µA), 37 communication interfaces including USB HS Host+OTG and SAI audio subsystems, and TFBGA361 (12 × 12 mm, 0.5 mm pitch) package compatibility with industrial thermal and layout constraints.

Technical Context

The STM32MP153FAB1 implements a heterogeneous dual-core architecture: two Cortex-A7 cores share a 256 KB L2 cache and run Linux or Android, while the Cortex-M4 handles deterministic real-time tasks with FPU and MPU. Memory coherency is managed via AXI/AHB interconnect matrices operating at up to 266 MHz and 209 MHz respectively.

Security is enforced at silicon level through Arm TrustZone®, BSEC OTP fuses, active tamper detection, and isolated Cortex-M4 resources. Clocking uses five fractional PLLs, internal 64 MHz HSI and 32 kHz LSI oscillators, and external 8–48 MHz HSE/32.768 kHz LSE sources - enabling precise timing for IEEE 1588v2 Ethernet and RTC sub-second accuracy.

Key Specifications

Parameter	Value and Actual Design Meaning
Cores	Dual Arm Cortex-A7 @ 800 MHz + single Cortex-M4 @ 209 MHz - enables Linux + RTOS coexistence with hardware-enforced isolation
Memory Interface	LPDDR2/LPDDR3-1066 or DDR3/DDR3L-1066 up to 1 Gbyte - supports high-bandwidth display and networking stacks
On-chip SRAM	708 KB total: 256 KB AXI SYSRAM + 384 KB AHB SRAM + 64 KB Backup SRAM + 4 KB Backup domain SRAM - enables fast boot, context retention, and secure state storage
Graphics	LCD-TFT controller up to WXGA (1366×768) @ 60 fps or Full HD (1920×1080) @ 30 fps - drives industrial touchscreens without external GPU
Crypto Acceleration	AES-128/192/256, SHA-1/224/256, HMAC, 2× TRNG - offloads TLS/IPsec and secure boot verification from CPU
Communication Peripherals	2× CAN FD (1× TTCAN), 6× I2C, 8× UART/USART, 6× SPI, 4× SAI, SPDIF Rx, GMAC (10/100/1000 Mbps), 3× SDMMC - supports multi-protocol industrial fieldbus and media streaming
Power Modes	Standby mode current down to 2 µA with DDR retention - enables battery-backed operation for remote gateways

Pinout & Package

STM32MP153FAB1 is housed in a TFBGA361 package (12 × 12 mm, 0.5 mm ball pitch, B031 variant), RoHS-compliant and ECOPACK2 certified. The package supports 176 GPIOs with interrupt capability, including 8 secure I/Os and 6 wakeup pins.

Pin/Terminal	Circuit Role	Design Meaning
VDDCORE	Core power supply	1.1 V ±5% supply for Cortex-A7/M4 cores and L2 cache - requires low-noise regulation and local decoupling
VDDIO	I/O power supply	1.71–3.6 V supply for all GPIOs - enables 5 V-tolerant operation when configured as open-drain with external pull-up
NRST	System reset input	Active-low asynchronous reset - initiates full chip reset including both A7 and M4 domains and memory controllers
BOOT0	Boot mode selection	High at power-up selects primary boot from eMMC/SD card; low selects serial flash or NAND - determines initial firmware load path
ETH_MDIO / ETH_MDC	GMAC management interface	IEEE 802.3 MDIO/MDC bus for PHY configuration - required for auto-negotiation and link status monitoring in Gigabit Ethernet
USB_OTG_HS_DP / DM	USB 2.0 high-speed differential pair	Full-speed OTG operation at 480 Mbps - supports device/host role switching and battery charging detection (BC1.2)

Key Features

Feature	Design Value
TrustZone-enabled memory protection	Hardware-enforced separation of secure/non-secure worlds across DDR, peripherals, and interrupts - mandatory for PSA Certified Level 1 compliance
Dual-domain power management	Independent control of A7 cluster, M4 core, and peripheral power domains - enables selective wake-up and dynamic voltage scaling per subsystem
Hardware semaphore (HSEM)	32-bit inter-processor lock mechanism - coordinates resource access between A7 and M4 without software polling or OS dependencies
Inter-processor communication (IPCC)	Mailbox-based messaging with 32 FIFO entries - enables zero-copy data exchange and event signaling between Linux and FreeRTOS contexts
DFSDM with 8 channels	Sigma-delta modulator filtering for high-precision sensor acquisition (e.g., current sensing, audio ADC) - eliminates need for external digital filters

Applications

Industrial HMI

Edge Gateway

Use Scenario: Touchscreen-based operator interface for PLC-controlled machinery with real-time alarm logging and web-based diagnostics.

IC Role / Device Role / Timing Role: Cortex-A7 runs Linux with Qt-based GUI and web server; Cortex-M4 executes deterministic motion control loops and captures encoder pulses with quadrature timers.

Use Value: Single-chip integration reduces BOM count by eliminating separate MCU + MPU + graphics controller; TFT controller drives 7″ WVGA display at 60 fps without frame buffer DRAM.

Use Scenario: Field-deployed protocol translator aggregating Modbus RTU, CAN FD, and BLE sensor data into MQTT over TLS to cloud platform.

IC Role / Device Role / Timing Role: Cortex-A7 hosts OpenWrt, TLS stack, and MQTT client; Cortex-M4 handles time-critical CAN FD message scheduling and hardware timestamping via TTCAN.

Use Value: Hardware crypto acceleration cuts TLS handshake latency by >60%; IEEE 1588v2 support enables sub-microsecond time synchronization across distributed sensors.

Secure IoT Gateway

Medical Display Terminal

Use Scenario: HIPAA-compliant patient data concentrator collecting vitals from Bluetooth LE medical devices and forwarding encrypted payloads to hospital EMR via wired Ethernet.

IC Role / Device Role / Timing Role: Cortex-A7 manages secure boot, encrypted storage, and HTTPS API; Cortex-M4 isolates BLE radio stack and performs real-time ECG waveform preprocessing.

Use Value: Active tamper detection erases cryptographic keys on enclosure breach; 96-bit unique ID enables device attestation in zero-trust architectures.

Use Scenario: Portable diagnostic monitor displaying ultrasound images and vital signs with touchscreen annotation and DICOM export.

IC Role / Device Role / Timing Role: Cortex-A7 renders DICOM viewer and manages USB storage; Cortex-M4 acquires analog front-end signals via 16-bit ADC at 3.6 Msps and applies real-time noise filtering.

Use Value: Dual ADCs with 16-bit resolution and 3.6 Msps sampling enable high-fidelity RF echo digitization; LCD-TFT controller supports dual-layer overlay for annotation without CPU overhead.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-core MPU applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
NXP i.MX 8M Mini (LPC55S69)	Quad-core Cortex-A53 + Cortex-M4F; lacks TrustZone isolation between A53 cores; no integrated TFT controller	Requires external GPU or framebuffer DRAM for display; higher Linux footprint due to quad-A53 complexity	Prefer when multi-threaded Linux compute dominates over real-time determinism and display integration
Renesas RZ/G2L (R9A07G043L2)	Single Cortex-A55 + Cortex-M33; lower clock (1.2 GHz A55 vs 800 MHz A7); no TTCAN or DFSDM	Supports only basic CAN 2.0B; no sigma-delta filtering for precision sensor acquisition	Prefer for cost-sensitive applications needing basic Linux + RTOS but not industrial fieldbus or high-res analog sensing

Compared with i.MX 8M Mini and RZ/G2L, STM32MP153FAB1 uniquely delivers TrustZone-isolated dual Cortex-A7 execution, integrated TFT controller with dual-layer overlay, and TTCAN + DFSDM - making it optimal for space-constrained industrial HMIs requiring deterministic control, secure boot, and embedded graphics.

Availability

STM32MP153FAB1 is available at Aetrix Electronics and suitable for industrial HMI, edge gateway, and secure IoT gateway applications requiring stable component supply, long-term lifecycle support, and qualified automotive-grade traceability.

Supply support for STM32MP153FAB1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in microcontrollers, power management, MEMS, and automotive ICs with over 40 years of industrial IP heritage.

The STM32MP series targets heterogeneous computing for industrial and IoT edge devices, combining Linux-capable application processors with real-time microcontroller cores - designed specifically to replace discrete MPU + MCU + peripheral ASIC solutions in cost- and space-constrained systems.

FAQ

What boot sources does STM32MP153FAB1 support?

STM32MP153FAB1 supports boot from eMMC, SD card, NAND flash, Quad-SPI NOR flash, and USB mass storage via its ROM bootloader. Boot mode is selected using BOOT0 and BOOT1 pins at power-up, with fallback to serial loader if primary source fails. Configuration is stored in OTP via BSEC, enabling secure, immutable boot policy enforcement.

Does STM32MP153FAB1 require an external PMIC?

No - STM32MP153FAB1 integrates multiple on-die LDOs (1.1 V for core, 1.8 V for USB, 1.2 V for RETRAM) and a backup regulator (~0.9 V). However, external PMICs like STPMIC1 are recommended for high-efficiency multi-rail systems with dynamic voltage scaling and advanced thermal management in production gateways.

How is TrustZone implemented across the dual-core architecture?

TrustZone is implemented at the memory and peripheral level via TZC (TrustZone Address Space Controller) for DDR and ETZPC (Embedded TrustZone Protection Controller) for peripherals. The Cortex-A7 Secure Monitor handles world switches; the Cortex-M4 operates exclusively in the secure world unless explicitly delegated - ensuring hardware-enforced isolation of cryptographic keys and real-time firmware.

What is the maximum pixel clock frequency supported by the LTDC controller?

The LCD-TFT display controller (LTDC) supports a maximum pixel clock of 90 MHz, enabling native WXGA (1366×768) resolution at 60 fps or Full HD (1920×1080) at 30 fps. Pixel clock generation is derived from dedicated audio PLL or external oscillator, and two programmable color LUTs allow real-time gamma correction and overlay blending without CPU intervention.

STM32MP153FAB1 Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Package/Case:: 354-LFBGA

Series:: STM32MP1

Packaging:: Tray

Product Status:: Active

Core Processor:: ARM® Cortex®-A7

Number of Cores/Bus Width:: 2 Core, 32-Bit

Speed:: 209MHz, 800MHz

Co-Processors/DSP:: ARM® Cortex®-M4

RAM Controllers:: DDR3, DDR3L, LPDDR2, LPDDR3

Graphics Acceleration:: Yes

Display & Interface Controllers:: HDMI-CEC, LCD

Ethernet:: 10/100Mbps (1)

SATA:: -

USB:: USB 2.0 (2), USB 2.0 OTG+ PHY (3)

Voltage - I/O:: 2.5V, 3.3V

Operating Temperature:: -20°C ~ 105°C (TJ)

Grade:: -

Qualification:: -

Security Features:: ARM TZ

Mounting Type:: Surface Mount

Supplier Device Package:: 354-LFBGA (16x16)

Additional Interfaces:: CAN, Ethernet, I2C, MMC/SD/SDIO, SPDIF, SPI, UART, USB

STM32MP153FAB1 FAQ

1.How can I place an order for STM32MP153FAB1 through Aetrix?

Please submit a Request for Quotation (RFQ) for STM32MP153FAB1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for STM32MP153FAB1 reliable?

The price and inventory of STM32MP153FAB1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32MP153FAB1 is usually 5 days.

3.What payment methods are accepted for STM32MP153FAB1?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32MP153FAB1 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for STM32MP153FAB1?

STM32MP153FAB1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your STM32MP153FAB1 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for STM32MP153FAB1?

For technical support, including STM32MP153FAB1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32MP153FAB1 requirements.

6.How does Aetrix verify that STM32MP153FAB1 is sourced from the original manufacturer or authorized distributors?

All STM32MP153FAB1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32MP153FAB1 meets industry standards.

7.What is the process for return or replacement of STM32MP153FAB1?

All STM32MP153FAB1 units undergo pre-shipment inspection (PSI). If there is an issue with STM32MP153FAB1, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The STM32MP153FAB1 part is unused and in its original packaging.

Return procedure for STM32MP153FAB1:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…