My Inquiry
My Account
STMicroelectronics STM32U031F8P6
- Part No.:
- STM32U031F8P6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 20-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
STM32U031F8P6.pdf
- Description:
- IC MCU 32BIT 64KB FLASH 20TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,323
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U031F8P6 from STMicroelectronics is an ultra-low-power 32-bit Arm® Cortex®-M0+ microcontroller operating up to 56 MHz, featuring 64 Kbytes of flash memory, 12 Kbytes of SRAM with hardware parity, and integrated analog peripherals including a 12-bit ADC, 12-bit DAC, operational amplifier with PGA, and ultra-low-power comparator. It targets battery-powered IoT sensors, smart meters, and portable medical devices requiring sub-μA standby operation and secure boot.
For engineers reviewing the STM32U031F8P6 datasheet, STM32U031F8P6 pinout, STM32U031F8P6 application, or STM32U031F8P6 equivalent, key selection criteria include verified 16 nA shutdown current, 52 μA/MHz run-mode efficiency, 4 μs wake-up from Stop mode, VBAT-backed RTC with 9×32-bit backup registers, and PSA Level 1/SESIP Level 3 security certification readiness.
Technical Context
The STM32U031F8P6 integrates an ART Accelerator enabling 0-wait-state execution from flash at 56 MHz, coupled with a dual-regulator power system (main + low-power) that dynamically selects VCORE supply based on active mode-MR in Run, LPR in Stop 2 and Standby. Its Cortex-M0+ core includes an MPU for RTOS-based memory isolation and deterministic interrupt handling.
Analog subsystems operate from independent supplies: VDDA (1.62–3.6 V) powers ADC/DAC/OPAMP/COMP, while VBAT (1.55–3.6 V) sustains RTC and backup registers during main power loss. The device supports 18 capacitive sensing channels and embeds a TRNG candidate for NIST SP 800-90B certification.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm® Cortex®-M0+, 32-bit RISC, up to 56 MHz - enables real-time control with deterministic interrupt latency and RTOS compatibility. |
| Flash / SRAM | 64 Kbytes flash with readout protection (RDP Level 0–2), 12 Kbytes SRAM with hardware parity - ensures code integrity and functional safety compliance. |
| Ultra-Low-Power Modes | Shutdown: 16 nA; Standby (w/ RTC): 160 nA; Stop 2 (w/ RTC): 630 nA - supports multi-year battery life in intermittent-sensing applications. |
| Analog Peripherals | 1×12-bit ADC (0.4 µs conv.), 1×12-bit DAC, 1×OPAMP w/PGA (gain up to 16), 1×ultra-low-power comparator - enables sensor signal conditioning without external components. |
| Security Features | Secure boot, 96-bit unique ID, 5 passive anti-tamper pins, HDP, and TRNG - meets baseline requirements for PSA Level 1 and SESIP Level 3 certification paths. |
| Package & Pins | UFQFPN32 (5 × 5 mm), 32-pin, 27 GPIOs (most 5 V-tolerant) - compact footprint suitable for space-constrained wearables and edge nodes. |
| Communication | 6×USART/LPUART, 3×I²C (up to 1 Mbit/s), 2×SPI, IRTIM - supports mixed wired/wireless connectivity (e.g., BLE coexistence via LPUART + SPI). |
Pinout & Package
STM32U031F8P6 is housed in a 32-pin UFQFPN package (5 × 5 mm, 0.5 mm pitch), optimized for automated assembly and thermal performance in compact PCB layouts. Pin functions are validated per DS14581 Rev 2 (pages 42–47) and match the UFQFPN32 mechanical drawing.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core digital power and ground | Supplies VCORE domain; VDD = 1.71–3.6 V; requires local 100 nF decoupling per pair. |
| VDDA, VSSA | Analog power and ground | Independent supply for ADC/DAC/OPAMP/COMP; must be filtered separately to avoid noise coupling into precision analog paths. |
| VBAT | Backup power input | Enables RTC/calendar and 9×32-bit backup registers during main power loss; accepts 1.55–3.6 V (e.g., coin cell or supercapacitor). |
| PA0–PA15, PB0–PB11 | General-purpose I/Os | 27 total GPIOs; most are 5 V-tolerant; support wakeup, EXTI, and capacitive sensing (up to 12 channels on this variant). |
| OSC_IN / OSC_OUT | High-speed crystal oscillator interface | Supports 4–48 MHz external crystal; required for precise timing in USB-free applications or when higher accuracy than MSI is needed. |
| BOOT0 | Boot mode selection | Configures boot source (flash/system memory/SRAM); shared with PA14; pulled low by default for user flash boot. |
Key Features
| Feature | Design Value |
|---|---|
| ART Accelerator | Enables 0-wait-state execution from flash at 56 MHz, eliminating CPU stalls and improving real-time predictability in firmware updates. |
| Dual Voltage Regulators | Main regulator (MR) and low-power regulator (LPR) automatically switch based on power mode-reducing leakage and enabling <1 µA retention in Stop 2. |
| Integrated Analog Signal Chain | Single-chip solution for sensor front-end: OPAMP with programmable gain (1–16), 12-bit ADC with hardware oversampling (up to 16-bit), and DAC output-cuts BOM cost and layout area. |
| Secure Boot & Tamper Protection | Hardware-enforced boot validation plus 5 dedicated anti-tamper pins allows detection of physical intrusion attempts and automatic secure erase of sensitive data. |
| Capacitive Sensing Engine | Supports up to 12 touch channels (on F8 variant) with built-in charge transfer and filtering-enables robust touchkey or slider interfaces without external ICs. |
Applications
| Smart Utility Metering | Portable Medical Sensors |
|---|---|
|
Use Scenario: Battery-powered gas/water meter with hourly pressure/flow readings, local display, and periodic RF transmission. IC Role / Device Role / Timing Role: Primary MCU managing sensor acquisition, RTC-based scheduling, low-power radio interface, and secure firmware updates. Use Value: 16 nA shutdown current extends 10-year battery life; integrated DAC drives analog meter drivers; tamper pins detect enclosure breach. |
Use Scenario: Disposable ECG patch with 7-day continuous monitoring, Bluetooth LE telemetry, and motion artifact compensation. IC Role / Device Role / Timing Role: Sensor hub aggregating analog ECG signals, performing real-time filtering, and triggering BLE advertising on anomaly detection. Use Value: 12-bit ADC with 0.4 µs conversion captures high-fidelity waveforms; OPAMP PGA configures gain for varying electrode contact impedance; 4 µs wake-up ensures responsive event capture. |
| Industrial Predictive Maintenance Node | Asset Tracking Beacon |
|
Use Scenario: Vibration/temperature node on rotating machinery, sampling every 5 minutes, transmitting via LoRaWAN only on threshold exceedance. IC Role / Device Role / Timing Role: Edge processor executing FFT-based spectral analysis, RTC-triggered sampling, and secure packet signing before transmission. Use Value: 630 nA Stop 2 mode with RTC preserves clock and context between samples; TRNG seeds cryptographic keys for OTA update authentication. |
Use Scenario: GPS-denied indoor asset tag using BLE proximity scanning, accelerometer-based motion detection, and periodic NFC readout. IC Role / Device Role / Timing Role: Low-power coordinator managing accelerometer interrupts, BLE advertising intervals, and NFC field detection via comparator. Use Value: Ultra-low-power comparator wakes CPU on motion; 5 V-tolerant GPIOs interface directly with NFC transceiver; 160 nA Standby mode enables 3-year shelf life. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L031F6P6 | Same UFQFPN32 package, but Cortex-M0, 32 KB flash, no DAC or OPAMP, 380 nA Stop mode (w/ RTC) | Lacks analog signal chain; suitable for digital-only sensing or simple control where external ADC/DAC acceptable | Select when analog integration is unnecessary and cost sensitivity outweighs feature density. |
| RA2E1A00JFMC | Renesas RA2E1, Cortex-M23, 64 KB flash, 16 KB SRAM, 1.62–3.6 V, 250 nA Stop mode, no integrated OPAMP or TRNG | PSA Certified Level 2, but lacks rail-to-rail OPAMP and hardware oversampling-requires external signal conditioning | Choose when Arm TrustZone security is mandatory and analog peripheral count is secondary to certification depth. |
Compared with STM32L031F6P6, the STM32U031F8P6 delivers 2× flash, integrated analog front-end, and 2.5× lower Stop 2 current; versus RA2E1A00JFMC, it offers superior analog integration and lower static power but trades PSA Level 2 for broader peripheral availability and ST's mature toolchain.
Availability
STM32U031F8P6 is available at Aetrix Electronics and suitable for smart utility metering, portable medical sensors, industrial predictive maintenance nodes, and asset tracking beacons requiring stable component supply across multi-year production cycles.
Supply support for STM32U031F8P6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, MEMS, and automotive semiconductors since 1987.
The STM32U0 series targets ultra-low-power embedded applications demanding sub-µA sleep currents, secure boot, and integrated analog-designed specifically for battery-operated IoT endpoints where energy efficiency and security are non-negotiable.
FAQ
What is the minimum supply voltage for reliable operation of STM32U031F8P6?
The STM32U031F8P6 operates reliably from 1.71 V to 3.6 V on VDD. Below 1.71 V, brownout reset (BOR) triggers to prevent undefined behavior; BOR thresholds are configurable via option bytes with four rising/falling voltage levels. Operation below 1.71 V is not guaranteed and may cause flash corruption or register instability.
Does STM32U031F8P6 support debug access in ultra-low-power modes?
Yes-SWD debug remains accessible in Sleep, Low-power Run, and Stop 0/1/2 modes, but not in Standby or Shutdown. In Stop modes, SWD requires wake-up via EXTI or RTC alarm before resuming; in Standby, full reset is needed to re-enable debug. Debug is disabled under RDP Level 2 for security.
How many capacitive sensing channels are available on STM32U031F8P6?
The STM32U031F8P6 supports up to 12 capacitive sensing channels, as confirmed in Table 1 of DS14581 Rev 2 (page 4). This count is fixed for the F8 variant and maps to specific GPIOs (e.g., PA0–PA7, PB0–PB3) with dedicated CSD peripheral routing and hardware charge transfer timing.
Can the internal 16 MHz RC oscillator (HSI16) be used as the system clock source in all power modes?
HSI16 is available in Run, Sleep, Low-power Run, Low-power Sleep, and Stop 0/1/2 modes-but not in Standby or Shutdown. In Stop modes, HSI16 can be auto-started by peripherals (e.g., USART, I²C) to enable wake-up without external crystal, reducing bill-of-materials and startup latency.
STM32U031F8P6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width)
- Series:
- STM32U0
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit
- Speed:
- 56MHz
- Connectivity:
- I2C, IrDA, LINbus, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, CapSense, DMA, LVD, POR, PWM, Temp Sensor, TRNG, WDT
- Number of I/O:
- 17
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 12K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 16x12b SAR; D/A 1x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U031F8P6 FAQ
1.How can I place an order for STM32U031F8P6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U031F8P6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U031F8P6 reliable?
The price and inventory of STM32U031F8P6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U031F8P6 is usually 5 days.
3.What payment methods are accepted for STM32U031F8P6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U031F8P6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U031F8P6?
STM32U031F8P6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U031F8P6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U031F8P6?
For technical support, including STM32U031F8P6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U031F8P6 requirements.
6.How does Aetrix verify that STM32U031F8P6 is sourced from the original manufacturer or authorized distributors?
All STM32U031F8P6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U031F8P6 meets industry standards.
7.What is the process for return or replacement of STM32U031F8P6?
All STM32U031F8P6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32U031F8P6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U031F8P6 part is unused and in its original packaging.
Return procedure for STM32U031F8P6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U031F8P6 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
