STMicroelectronics STM32U031G8Y6TR
- Part No.:
- STM32U031G8Y6TR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- -
- Datasheet:
-
STM32U031G8Y6TR.pdf
- Description:
- IC MCU 32BIT 64KB FLASH 27WLCSP
- Quantity:
- Payment:

- Shipping:

Inventory:2,973
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U031G8Y6TR from STMicroelectronics is an ultra-low-power 32-bit Arm® Cortex®-M0+ microcontroller operating up to 56 MHz, featuring 64-Kbyte flash memory, 12-Kbyte SRAM with hardware parity, and integrated analog peripherals including a 12-bit ADC, 12-bit DAC, operational amplifier, and ultra-low-power comparator - deployed in battery-powered IoT sensor nodes requiring sub-1-μA standby operation with RTC retention.
For engineers reviewing the STM32U031G8Y6TR datasheet, STM32U031G8Y6TR pinout, STM32U031G8Y6TR application, or STM32U031G8Y6TR equivalent, key selection criteria include verified shutdown current (16 nA), VBAT-mode RTC retention (130 nA), 53 GPIOs (most 5 V-tolerant), and WLCSP27 package compatibility for space-constrained wearable designs.
Technical Context
The device implements an ART Accelerator enabling 0-wait-state execution from flash at 56 MHz, paired with dual voltage regulators (main and low-power) to support dynamic mode switching between Run (52 μA/MHz), Stop 2 (515–630 nA), and Shutdown (16 nA). Its power architecture includes independent VDDA (1.62–3.6 V) for analog blocks and VBAT (1.55–3.6 V) for RTC/backup registers.
Core peripherals include a 32-bit general-purpose timer, 16-bit advanced motor-control timer, two low-power 16-bit timers active in Stop mode, three I²C interfaces (up to 1 Mbit/s), six USART/LPUARTs, and a 7-channel DMA controller with flexible mapping - all coordinated via a 32-bit multi-AHB bus matrix and APB interconnect.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm® Cortex®-M0+, 32-bit RISC, up to 56 MHz - enables deterministic real-time control with MPU support for RTOS-based partitioning. |
| Flash / SRAM | 64-Kbyte single-bank flash with readout protection (RDP Level 0–2); 12-Kbyte SRAM split into 8-Kbyte + 4-Kbyte regions, both with hardware parity - ensures functional safety compliance and secure code storage. |
| Ultra-Low-Power Modes | Shutdown: 16 nA (4 wake-up pins); Standby: 30 nA (no RTC) / 160 nA (with RTC); Stop 2: 515 nA (no RTC) / 630 nA (with RTC) - validated for >10-year coin-cell battery life in maintenance-free sensors. |
| Analog Peripherals | 1× 12-bit ADC (0.4 µs conversion, up to 16-bit oversampling); 1× 12-bit DAC; 1× rail-to-rail op-amp with PGA (gain up to 16); 1× ultra-low-power comparator - supports precision analog signal conditioning without external components. |
| Package & I/O | WLCSP27 (2.55 × 2.34 mm), 27-pin wafer-level chip-scale package; up to 24 GPIOs (including 4 wake-up pins), all 5 V-tolerant - enables miniaturized PCB layouts for wearables and medical patches. |
| Clock System | Internal 16-MHz RC (±1%), internal 32-kHz RC (±5%), 4–48-MHz HSE crystal oscillator, 32-kHz LSE for RTC, PLL for system clock - provides robust timing across temperature (-40 °C to +125 °C ambient) without external crystals in cost-sensitive designs. |
| Security | True random number generator (NIST SP 800-90B candidate); Arm® PSA Level 1 & SESIP Level 3 candidate; 5 passive anti-tamper pins; 96-bit unique ID - meets baseline requirements for firmware integrity and device identity in regulated edge devices. |
Pinout & Package
STM32U031G8Y6TR uses the WLCSP27 (2.55 × 2.34 mm) package, a 27-ball wafer-level chip-scale package with 0.4-mm pitch, optimized for ultra-compact PCB footprints in space-constrained applications such as hearables and implantable monitors.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Digital power supply input | 1.71–3.6 V main supply for I/Os, core logic, and internal regulator - must be decoupled with 100-nF ceramic capacitor near ball. |
| VDDA | Analog power supply input | 1.62–3.6 V dedicated supply for ADC/DAC/OPAMP/comparator - requires separate filtering to maintain SNR >70 dB. |
| VBAT | Backup power supply | 1.55–3.6 V input for RTC and 9×32-bit backup registers during main power loss - enables continuous timekeeping on coin cell. |
| NRST | Active-low reset input | Asynchronous reset pin; internal pull-up; accepts 1.65–5.5 V logic - used for external reset button or power-on sequencing. |
| PA0–PA15 | General-purpose I/Os | 24 configurable GPIOs (PA0–PA15, PB0–PB3, PC13–PC15); most are 5 V-tolerant and support wake-up from low-power modes - enables direct interface with legacy 5-V sensors and logic. |
| OSC_IN / OSC_OUT | HSE crystal oscillator terminals | Supports 4–48 MHz external crystal for precise system timing - optional; internal 16-MHz RC suffices for non-critical timing applications. |
| OSC32_IN / OSC32_OUT | LSE crystal oscillator terminals | Connects 32.768-kHz watch crystal for RTC calendar accuracy ±20 ppm - required for battery-backed real-time timestamping. |
Key Features
| Feature | Design Value |
|---|---|
| ART Accelerator | Enables 0-wait-state execution from flash at 56 MHz, delivering 2.4 CoreMark/MHz and 1.13 DMIPS/MHz - eliminates external SRAM need for deterministic real-time firmware. |
| Batch Acquisition Mode (BAM) | Allows CPU to remain in low-power state while ADC performs autonomous multi-channel sampling - reduces average system current by >40% in periodic sensor polling. |
| Capacitive Sensing | Supports up to 18 channels (12 on G8 variant) for touchkey, linear, and rotary sensors - enables gesture UI in wearables without dedicated touch controller IC. |
| Low-Power Timers | Two 16-bit low-power timers retain operation in Stop mode and support wake-up events - allows precise interval timing (e.g., 30-s sensor wakeup) without full MCU restart. |
| Independent Analog Supply | VDDA domain isolates ADC/DAC/OPAMP/comparator from digital noise - achieves 12-bit ENOB even under heavy I/O switching, critical for medical-grade biosignal acquisition. |
Applications
| Smart Wearable Sensor Node | Industrial Predictive Maintenance Sensor |
|---|---|
Use Scenario: Compact wrist-worn health monitor measuring heart rate, skin temperature, and motion using integrated ADC, op-amp, and capacitive sensing. IC Role / Device Role / Timing Role: Central MCU managing analog front-end, BLE communication via USART, and RTC-based data logging intervals. Use Value: 16 nA shutdown current extends CR2032 battery life beyond 3 years; 5 V-tolerant GPIOs directly interface with legacy analog sensors. | Use Scenario: Battery-powered vibration/temperature node mounted on rotating machinery, transmitting alerts via LPUART when thresholds exceed limits. IC Role / Device Role / Timing Role: Low-power host executing FFT preprocessing on ADC samples, triggering wake-up only on anomaly detection. Use Value: Stop 2 mode (515 nA) enables 10-year deployment; built-in op-amp conditions piezo sensor output without external amplification. |
| Medical Patch Monitor | Asset Tracking Beacon |
Use Scenario: Disposable ECG patch with dry electrodes, storing 24-hour waveform in SRAM before wireless upload. IC Role / Device Role / Timing Role: Signal processor with 12-bit ADC oversampling, hardware parity-checked SRAM, and tamper-detection pins for regulatory compliance. Use Value: Hardware parity ensures Class IIa medical device data integrity; VBAT mode retains RTC and registers during battery replacement. | Use Scenario: GPS-denied indoor asset tag reporting location via BLE beaconing every 5 minutes using onboard RTC alarm. IC Role / Device Role / Timing Role: Ultra-low-power scheduler managing LPUART transmission, RTC calendar, and wake-up timer coordination. Use Value: 30 nA standby (RTC off) enables 7-year operation on ER14250 lithium thionyl chloride cell; 96-bit UID enables secure cloud registration. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L031K6T6 | Same Cortex-M0+ core but older L0 series; 32-Kbyte flash, no DAC or op-amp; higher 340 nA Stop mode current. | Lacks integrated analog signal chain - requires external op-amp and DAC for sensor conditioning. | Select when analog integration is unnecessary and legacy L0 toolchain compatibility is prioritized. |
| RA2E1A20FJFP#AA0 | Renesas RA2E1 with Cortex-M23; 64-Kbyte flash, 16-Kbyte SRAM; 250 nA deep sleep; no integrated op-amp or comparator. | Higher security certification (PSA Level 2), but lacks rail-to-rail op-amp and ultra-low-power comparator for analog front-end simplification. | Select when PSA Level 2 certification is mandatory and analog peripheral count is secondary to cryptographic acceleration. |
Compared with STM32L031K6T6 and RA2E1A20FJFP#AA0, the STM32U031G8Y6TR uniquely combines sub-1-μA Stop/Shutdown currents, integrated op-amp+comparator+DAC, and WLCSP27 packaging - making it the only option enabling <2-mm² analog-sensing nodes with <10-μA average system current.
Availability
STM32U031G8Y6TR is available at Aetrix Electronics and suitable for smart wearable sensor nodes, industrial predictive maintenance sensors, medical patch monitors, and asset tracking beacons requiring stable component supply across long-lifecycle deployments.
Supply support for STM32U031G8Y6TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, MEMS sensors, and automotive semiconductors since 1987.
The STM32U0 series targets ultra-low-power battery-operated edge devices, emphasizing sub-100-nA shutdown current, integrated analog front-ends, and compact wafer-level packaging - specifically engineered for multi-year IoT endpoints where size, energy, and signal-chain integration are co-constrained.
FAQ
What is the minimum supply voltage for reliable operation of STM32U031G8Y6TR?
The device operates reliably from 1.71 V to 3.6 V on VDD. Below 1.71 V, brownout reset (BOR) triggers to prevent undefined behavior; the internal 16-MHz RC oscillator remains stable down to 1.62 V on VDDA for analog blocks, but VDD must meet the 1.71-V threshold for digital functionality.
Does STM32U031G8Y6TR support hardware-accelerated cryptography?
No. It includes a true random number generator (TRNG) candidate for NIST SP 800-90B and supports secure boot, but lacks dedicated AES or SHA accelerators. Cryptographic operations must be implemented in software using the Cortex-M0+ core and memory protection unit (MPU) for isolation.
Can the integrated op-amp drive a 10-kΩ load with rail-to-rail output swing?
Yes. The op-amp supports rail-to-rail output swing and delivers ±10 mA output current, sufficient to drive 10-kΩ loads with full 0–VDD range swing at room temperature. Output impedance remains <1 Ω within 100 mV of rails, per DS14581 Section 6.3.11.
Is the WLCSP27 package compatible with standard reflow soldering profiles?
Yes. The WLCSP27 (DT71281V2) package complies with JEDEC J-STD-020D moisture sensitivity level 3 and supports peak reflow temperatures up to 260 °C for ≤10 seconds. Recommended profile uses ramp-to-peak ≤3 °C/s, peak 235–245 °C for 40–80 s, and cooling rate ≤6 °C/s.
STM32U031G8Y6TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- -
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- -
- Core Size:
- -
- Speed:
- -
- Connectivity:
- -
- Peripherals:
- -
- Number of I/O:
- -
- Program Memory Size:
- -
- Program Memory Type:
- -
- EEPROM Size:
- -
- RAM Size:
- -
- Voltage - Supply (Vcc/Vdd):
- -
- Data Converters:
- -
- Oscillator Type:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
STM32U031G8Y6TR FAQ
1.How can I place an order for STM32U031G8Y6TR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U031G8Y6TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U031G8Y6TR reliable?
The price and inventory of STM32U031G8Y6TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U031G8Y6TR is usually 5 days.
3.What payment methods are accepted for STM32U031G8Y6TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U031G8Y6TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U031G8Y6TR?
STM32U031G8Y6TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U031G8Y6TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U031G8Y6TR?
For technical support, including STM32U031G8Y6TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U031G8Y6TR requirements.
6.How does Aetrix verify that STM32U031G8Y6TR is sourced from the original manufacturer or authorized distributors?
All STM32U031G8Y6TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U031G8Y6TR meets industry standards.
7.What is the process for return or replacement of STM32U031G8Y6TR?
All STM32U031G8Y6TR units undergo pre-shipment inspection (PSI). If there is an issue with STM32U031G8Y6TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U031G8Y6TR part is unused and in its original packaging.
Return procedure for STM32U031G8Y6TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U031G8Y6TR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

