My Inquiry
My Account
STMicroelectronics STM32U031R8T6
- Part No.:
- STM32U031R8T6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
STM32U031R8T6.pdf
- Description:
- IC MCU 32BIT 64KB FLASH 64LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:2,692
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U031R8T6 from STMicroelectronics is an ultra-low-power 32-bit Arm® Cortex®-M0+ microcontroller operating up to 56 MHz, featuring 64-Kbyte flash memory, 12-Kbyte SRAM with hardware parity, and integrated analog peripherals including a 12-bit ADC (0.4 µs conversion), 12-bit DAC, op-amp with PGA, and ultra-low-power comparator - deployed in battery-powered IoT sensor nodes requiring sub-µA standby operation.
For engineers reviewing the STM32U031R8T6 datasheet, STM32U031R8T6 pinout, STM32U031R8T6 application, or STM32U031R8T6 equivalent, key selection criteria include verified VBAT mode current (130 nA with RTC), Stop 2 mode consumption (630 nA with RTC), 53 GPIOs (most 5 V-tolerant), LQFP48 package mapping, and support for secure boot with PSA Level 1 certification.
Technical Context
The STM32U031R8T6 implements a tightly coupled Cortex-M0+ core with MPU and ART Accelerator enabling 0-wait-state execution from flash at 56 MHz, delivering 134 CoreMark® (2.4 CoreMark/MHz) and 430 ULPMark™-CP. Its power architecture integrates dual regulators (MR/LPR) and supports five low-power modes - Shutdown (16 nA), Standby (30–160 nA), Stop 2 (515–630 nA), Low-power Run (2 MHz max), and Run (52 µA/MHz) - all managed via PWRCTRL and SYSCFG peripherals.
Analog subsystem independence is enforced by separate VDDA (1.62–3.6 V) and VBAT (1.55–3.6 V) domains, enabling simultaneous RTC retention, capacitive sensing (18 channels), and rail-to-rail analog signal conditioning without digital noise coupling. Clock tree includes factory-trimmed 16 MHz HSI (±1%), auto-calibrated MSI (±0.25%), LSE (32 kHz), and PLL for system/ADC clock derivation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm® Cortex®-M0+, 32-bit RISC, up to 56 MHz - deterministic interrupt latency and RTOS-ready MPU support |
| Memory | 64-Kbyte flash (with RDP Level 0–2, ECC, securable area), 12-Kbyte SRAM (8 KB + 4 KB, parity-checked, SRAM2 retained in Standby) |
| Power Consumption | Shutdown: 16 nA (4 wake-up pins); Stop 2: 515 nA (no RTC) / 630 nA (with RTC); Run: 52 µA/MHz (LDO mode) |
| Analog Peripherals | 1× 12-bit ADC (16-ch, 0.4 µs conv.), 1× 12-bit DAC, 1× op-amp (PGA gain up to 16), 1× comparator - all on independent VDDA supply |
| Timers & RTC | 9 timers: 1× advanced-control (16-bit), 1× 32-bit GP, 3× 16-bit GP, 2× low-power (active in Stop), 2× watchdog; RTC with calendar, alarms, calibration |
| Communication | 6× USART/LPUART, 3× I²C (Fast-mode Plus), 2× SPI, IRTIM - enabling concurrent BLE coexistence, sensor fusion, and IR remote control |
| Security | Secure boot, TRNG (NIST SP 800-90B candidate), 96-bit UID, 5 anti-tamper pins, HDP, Arm® PSA Level 1 & SESIP Level 3 candidate |
Pinout & Package
LQFP48 (7 × 7 mm, ECOPACK2-compliant) with 48-pin leaded quad flat package; thermal pad exposed on underside for enhanced heat dissipation in compact industrial modules.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VBAT | Power supply inputs | VDD (1.71–3.6 V digital/I/O), VDDA (1.62–3.6 V analog), VBAT (1.55–3.6 V RTC/backup) - independent domains enable mixed-signal isolation |
| PA0–PA15, PB0–PB15, PC0–PC15, PF0–PF1 | General-purpose I/Os | Up to 53 fast I/Os; most 5 V-tolerant - supports direct interfacing with legacy logic and industrial sensors without level shifters |
| OSC_IN/OSC_OUT | High-speed crystal oscillator input/output | 4–48 MHz external crystal connection - enables precise timing for USB-free communication stacks and motor control loops |
| OSC32_IN/OSC32_OUT | Low-speed crystal oscillator input/output | 32 kHz LSE crystal interface - required for RTC calendar accuracy and autonomous wake-up scheduling in battery backup mode |
| NRST | Active-low reset input | Asynchronous reset pin with internal pull-up - ensures reliable power-on initialization and brownout recovery without external RC network |
| SWDIO/SWCLK | Serial Wire Debug interface | 2-pin debug port supporting full SWD protocol - enables in-circuit programming, real-time trace, and ultra-low-power debugging without JTAG overhead |
Key Features
| Feature | Design Value |
|---|---|
| ART Accelerator | Enables 0-wait-state execution from flash at 56 MHz - eliminates performance penalty of embedded flash vs. SRAM execution |
| VBAT Domain Retention | 130 nA RTC + 9×32-bit backup registers - sustains timekeeping and critical state across main power loss in energy-harvesting systems |
| Capacitive Sensing | 18-channel CSD peripheral - supports touchkey, linear, and rotary sensors with built-in de-bounce and noise immunity algorithms |
| Low-Power Timers | 2× 16-bit LP timers active in Stop mode - enables periodic sensor sampling or BLE advertising intervals without CPU wake-up |
| Independent Analog Supply | VDDA domain decoupled from VDD - prevents digital switching noise from degrading ADC/DAC/OPAMP accuracy in mixed-signal designs |
Applications
| Smart Utility Metering | Wireless Sensor Node |
|---|---|
Use Scenario: Battery-powered water/gas meter with hourly pulse counting, temperature logging, and LoRaWAN transmission. IC Role / Device Role / Timing Role: Main controller managing metrology ADC sampling, RTC-based timestamping, and ultra-low-power radio wake-up coordination. Use Value: 30 nA Standby (RTC off) extends 10-year battery life; 4 µs wake-up from Stop mode ensures rapid response to flow pulses. | Use Scenario: Indoor air quality monitor using CO₂, VOC, and humidity sensors with BLE beaconing every 2 minutes. IC Role / Device Role / Timing Role: Central data aggregator executing sensor fusion, local threshold detection, and scheduled BLE advertising bursts. Use Value: 630 nA Stop 2 mode with RTC enables precise 120-second intervals; integrated op-amp conditions analog sensor outputs without external components. |
| Industrial Predictive Maintenance | Medical Wearable Patch |
Use Scenario: Vibration sensor node on rotating machinery capturing FFT-accelerated bearing fault signatures every 5 seconds. IC Role / Device Role / Timing Role: Real-time edge processor running lightweight ML inference on accelerometer data, triggering alerts via UART to gateway. Use Value: 52 µA/MHz Run mode supports 56 MHz burst processing; hardware CRC and DMA reduce CPU load during high-throughput sensor streaming. | Use Scenario: ECG patch recording heart rate variability over 72 hours using dry electrodes and onboard storage. IC Role / Device Role / Timing Role: Biopotential signal conditioner (op-amp + 12-bit ADC), secure data logger (flash encryption), and Bluetooth LE host. Use Value: 12-bit DAC calibrates electrode offset; TRNG and secure boot meet HIPAA-aligned firmware integrity requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L071RBT6 | Same Cortex-M0+, 128 KB flash, 20 KB RAM, but higher active current (110 µA/MHz) and no integrated op-amp or PGA | Requires external signal conditioning for analog sensors; less suitable for single-chip biometric front-ends | Select when larger code space and extended peripheral set (USB, AES) outweigh ultra-low-power analog integration needs |
| EFM32PG12B500F1024GL125 | ARM Cortex-M4, 1024 KB flash, 256 KB RAM, 1.4 µA deep sleep - lacks integrated op-amp, DAC, and PSA-certified secure boot | Better for compute-intensive edge AI; not qualified for medical-grade analog signal chain or certified secure boot workflows | Select when floating-point math or large local buffer storage dominates over analog integration and security certification |
Compared with STM32L071RBT6 and EFM32PG12B500F1024GL125, the STM32U031R8T6 uniquely combines sub-µA shutdown, integrated analog front-end (op-amp + DAC + comparator), and PSA Level 1 certification - making it optimal for cost-sensitive, battery-constrained, and security-aware edge endpoints where analog signal integrity and firmware trust are co-primary requirements.
Availability
STM32U031R8T6 is available at Aetrix Electronics and suitable for smart utility metering, wireless sensor nodes, industrial predictive maintenance systems, and medical wearable patches requiring stable component supply and long-term lifecycle assurance.
Supply support for STM32U031R8T6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, designing and manufacturing microcontrollers, power ICs, sensors, and automotive chips with focus on energy efficiency and functional safety.
The STM32U0 series targets ultra-low-power embedded applications demanding <1 µA shutdown, integrated analog, and PSA-certified security - specifically engineered for battery-operated IoT endpoints where longevity, signal fidelity, and firmware integrity are non-negotiable.
FAQ
What is the minimum supply voltage for STM32U031R8T6 operation?
The STM32U031R8T6 operates from 1.71 V to 3.6 V on VDD. Below 1.71 V, brownout reset (BOR) triggers to prevent unreliable flash access or register corruption. The internal LDO regulator maintains stable VCORE down to 1.71 V, and VDDA must be ≥1.62 V for ADC/COMP operation or ≥1.80 V for DAC/OPAMP functionality.
Does STM32U031R8T6 support hardware cryptographic acceleration?
No, the STM32U031R8T6 does not include dedicated hardware crypto accelerators (e.g., AES, SHA). It relies on software libraries for cryptographic operations. However, it features True Random Number Generation (TRNG) compliant with NIST SP 800-90B candidate requirements and secure boot with flash readout protection (RDP Level 2) and hardware protection (HDP) for firmware integrity.
Can the integrated op-amp drive external loads directly?
Yes, the integrated rail-to-rail operational amplifier supports output loads down to 1 kΩ with specified gain error and settling time per DS14581 Rev 2. It includes programmable gain (1–16×) via internal PGA and operates from VDDA (1.8–3.6 V). For driving capacitive loads >100 pF or low-impedance loads (<500 Ω), external compensation or buffering is recommended per Section 6.3.12 of the reference manual RM0503.
Is the STM32U031R8T6 pin-compatible with other STM32U0 series devices?
No - the STM32U031R8T6 in LQFP48 is not pin-compatible with other STM32U0 packages (e.g., UFQFPN48, UFBGA64, WLCSP27). Pin mapping differs across packages due to distinct I/O count allocations and peripheral routing. Migration requires PCB redesign; however, software is largely compatible within the STM32U031x8 subgroup (e.g., STM32U031C8, STM32U031K8) sharing identical peripheral sets and memory layout.
STM32U031R8T6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 64-LQFP
- Series:
- STM32U0
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit
- Speed:
- 56MHz
- Connectivity:
- I2C, IrDA, LINbus, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, CapSense, DMA, LVD, PWM, Temp Sensor, TRNG, WDT
- Number of I/O:
- 53
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 12K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 16x12b SAR; D/A 1x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U031R8T6 FAQ
1.How can I place an order for STM32U031R8T6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U031R8T6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U031R8T6 reliable?
The price and inventory of STM32U031R8T6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U031R8T6 is usually 5 days.
3.What payment methods are accepted for STM32U031R8T6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U031R8T6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U031R8T6?
STM32U031R8T6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U031R8T6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U031R8T6?
For technical support, including STM32U031R8T6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U031R8T6 requirements.
6.How does Aetrix verify that STM32U031R8T6 is sourced from the original manufacturer or authorized distributors?
All STM32U031R8T6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U031R8T6 meets industry standards.
7.What is the process for return or replacement of STM32U031R8T6?
All STM32U031R8T6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32U031R8T6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U031R8T6 part is unused and in its original packaging.
Return procedure for STM32U031R8T6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U031R8T6 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
