STMicroelectronics STM32U073KBU6
- Part No.:
- STM32U073KBU6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- -
- Datasheet:
-
STM32U073KBU6.pdf
- Description:
- IC MCU 32BIT 128KB FLSH 32UFQFPN
- Quantity:
- Payment:

- Shipping:

Inventory:3,405
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U073KBU6 from STMicroelectronics is an ultra-low-power Arm® Cortex®-M0+ 32-bit MCU operating up to 56 MHz, featuring 256-Kbyte flash memory, 40-Kbyte SRAM with hardware parity, and integrated USB 2.0 full-speed crystal-less interface. It delivers 407 ULPMark™-CP and supports VBAT mode at 130 nA with RTC + 9×32-bit backup registers - deployed in battery-powered medical sensors and portable industrial monitors.
For engineers reviewing the STM32U073KBU6 datasheet, STM32U073KBU6 pinout, STM32U073KBU6 application, or STM32U073KBU6 equivalent, key selection criteria include shutdown current (16 nA), Stop 2 mode power (695 nA without RTC), 12-bit ADC with 0.4 µs conversion, LCD driver (8×48 segments), and 69 GPIOs (5 V-tolerant on most pins).
Technical Context
The STM32U073KBU6 integrates a Cortex-M0+ core with ART Accelerator enabling 0-wait-state execution from flash at 56 MHz, and features dual-regulator power architecture (MR/LPR) supporting dynamic switching between Run (52 μA/MHz) and Stop 2 (695 nA) modes. Its analog subsystem includes independent VDDA supply, 12-bit DAC with sample-and-hold, and operational amplifier with programmable gain up to 16.
USB functionality uses internal 48 MHz clock recovery (HSI48) eliminating external crystal requirement; RTC operates from LSE (32 kHz) or VBAT with automatic switchover logic. Security includes RDP Level 2 (irreversible), HDP, secure boot, and NIST SP 800-90B–candidate TRNG.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm® Cortex®-M0+, up to 56 MHz - enables deterministic real-time control with MPU support for RTOS-based partitioning. |
| Flash / SRAM | 256-Kbyte single-bank flash with RDP Level 2; 40-Kbyte SRAM (32 KB + 8 KB) with hardware parity - ensures code integrity and functional safety compliance. |
| Ultra-Low-Power Modes | Shutdown: 16 nA (6 wake-up pins); Stop 2: 695 nA (no RTC), 825 nA (with RTC) - extends coin-cell battery life beyond 10 years in periodic-sensing applications. |
| Analog Peripherals | 1×12-bit ADC (0.4 µs conv., 16-ch oversampling), 1×12-bit DAC, 2×ULP comparators, 1×OPAMP (PGA up to ×16) - supports sensor signal conditioning without external components. |
| USB & LCD | Crystal-less USB 2.0 FS device; LCD driver for 8×48 or 4×52 segments with internal step-up converter - eliminates BOM cost of external oscillator and boost IC. |
| Package & I/O | UFQFPN48 (7 × 7 mm); 69 GPIOs, most 5 V-tolerant - enables compact PCB layout with direct interfacing to legacy 5 V logic and sensors. |
| Security | RDP Level 2 (irreversible), HDP, secure boot, 96-bit unique ID, TRNG candidate for NIST SP 800-90B - meets baseline requirements for PSA Level 1 and SESIP Level 3 certification paths. |
Pinout & Package
STM32U073KBU6 is housed in a 48-pin UFQFPN package (7 × 7 mm, 0.5 mm pitch), RoHS-compliant and ECOPACK2 certified. Pin functions are validated per DS14548 Rev 2 (pages 42–47) and match the UFQFPN48 mechanical drawing.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Digital power supply and ground | 1.71–3.6 V core/I/O supply; VSS provides reference for all digital domains including VCORE regulator output. |
| VDDA, VSSA | Analog power and ground | Independent 1.62–3.6 V supply for ADC/DAC/OPAMP/COMP; decoupling critical for <1 LSB INL error in 12-bit conversions. |
| VBAT | Backup domain power input | Supplies RTC, LSE, and 9×32-bit backup registers during main power loss; supports automatic switchover and battery charging when VDD is present. |
| PA11/PA12 | USB DP/DM | Full-speed USB 2.0 differential pair with internal transceiver and crystal-less clock recovery - no external 48 MHz crystal or load capacitors required. |
| PC13/PC14/PC15 | LSE oscillator inputs | Connects external 32.768 kHz crystal for RTC calibration; PC14/PC15 also serve as tamper detection inputs (TAMP_IN1/TAMP_IN2). |
| NRST | Active-low reset input | Asynchronous reset pin with internal pull-up; accepts external push-button or supervisor IC assertion; triggers POR/BOR sequence. |
| BOOT0 | Boot mode selection | Configures boot source (flash/system memory/SRAM) at power-on; shared with GPIO PB8 and must be pulled low for normal flash execution. |
Key Features
| Feature | Design Value |
|---|---|
| ART Accelerator | Enables 0-wait-state execution from flash at 56 MHz - eliminates performance penalty of embedded flash latency, achieving 2.4 CoreMark/MHz. |
| Capacitive Sensing | 21-channel CSD peripheral supporting touchkey, linear, and rotary sensors - replaces dedicated touch controller ICs in HMI designs. |
| Low-Power Timers | Three 16-bit LP timers available in Stop mode - sustains precise timing for sensor sampling or RTC alarm handling without CPU wake-up. |
| USB Crystal-less Architecture | Internal HSI48 with CRS synchronization to USB SOF - removes 48 MHz crystal, associated capacitors, and layout constraints in space-constrained designs. |
| Independent Analog Supply | VDDA domain isolated from VDD - allows ADC/DAC operation at optimized voltage (e.g., 2.8 V for DAC linearity) while digital core runs at 1.8 V for lowest active power. |
Applications
| Wearable Health Monitor | Smart Utility Meter |
|---|---|
|
Use Scenario: Continuous ECG/PPG sensing with local signal processing and Bluetooth LE data upload every 5 minutes. IC Role / Device Role / Timing Role: Primary MCU managing analog front-end (ADC + OPAMP), LCD display, RTC-triggered sampling, and USB firmware updates. Use Value: 130 nA VBAT mode preserves CR2032 battery for >3 years; 12-bit oversampling ADC achieves <1 µV RMS noise floor for biopotential acquisition. |
Use Scenario: Battery-backed electricity meter with tamper detection, LCD readout, and pulse-output interface to legacy billing systems. IC Role / Device Role / Timing Role: System controller handling metrology interface (SPI to energy IC), 5 passive tamper pins, RTC calendar, and LCD segment driving. Use Value: 5 tamper pins + RDP Level 2 prevent physical and firmware-level attacks; LCD driver drives 4×52 segments without external bias generator. |
| Industrial Wireless Sensor Node | Portable Diagnostic Tool |
|
Use Scenario: LoRaWAN-enabled temperature/humidity node powered by primary lithium cell, transmitting every 15 minutes. IC Role / Device Role / Timing Role: Host MCU coordinating sensor I²C reads, LoRa transceiver SPI control, and ultra-low-power sleep scheduling via LP timers. Use Value: 16 nA shutdown mode minimizes self-discharge; 4 µs wake-up from Stop mode ensures rapid response to external interrupts (e.g., door open event). |
Use Scenario: Handheld test instrument with analog input channels, real-time waveform display, and USB-C configuration interface. IC Role / Device Role / Timing Role: Signal acquisition MCU running dual 12-bit ADC channels, driving monochrome LCD, and providing USB device enumeration for PC host communication. Use Value: Crystal-less USB eliminates timing component count; 12-bit DAC + OPAMP enable calibrated analog output generation for probe verification. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power Cortex-M0+ MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L073RZT6 | Same Cortex-M0+ core but older L0 series; 192 KB flash, 20 KB RAM; higher active current (110 μA/MHz); no crystal-less USB. | Lacks USB 2.0 FS and LCD controller; requires external 48 MHz crystal; limited to simpler HMI or sensor-only nodes. | Select only if legacy design reuse or cost-sensitive non-USB applications demand proven qualification history. |
| STM32U575ZIT6 | Cortex-M33 core; 2 MB flash, 784 KB RAM; 110 μA/MHz active; advanced security (PSA Level 3, TrustZone); no LCD driver. | Targets high-security IoT gateways; over-spec'd for simple battery sensors; lacks integrated LCD and ultra-low 16 nA shutdown. | Choose when cryptographic acceleration, secure firmware updates, or multi-protocol connectivity (BLE + Thread) outweigh power and BOM cost constraints. |
Compared with STM32L073RZT6, the STM32U073KBU6 reduces shutdown current by 85% and adds crystal-less USB; versus STM32U575ZIT6, it trades raw compute for 4× lower shutdown power and integrated LCD - making it optimal for long-life, display-equipped edge sensors.
Availability
STM32U073KBU6 is available at Aetrix Electronics and suitable for wearable health monitors, smart utility meters, industrial wireless sensor nodes, and portable diagnostic tools requiring stable component supply across multi-year production cycles.
Supply support for STM32U073KBU6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and automotive semiconductors since 1987.
The STM32U0 series targets ultra-low-power battery-operated applications demanding sub-100 nA shutdown, integrated analog peripherals, and secure firmware execution - extending runtime in medical, metering, and portable industrial devices.
FAQ
What is the minimum supply voltage for reliable operation of STM32U073KBU6?
The STM32U073KBU6 operates reliably from 1.71 V to 3.6 V on VDD. Below 1.71 V, brownout reset (BOR) activates at configurable thresholds; the device guarantees full functionality-including 56 MHz CPU operation and 12-bit ADC accuracy-down to 1.71 V with LDO enabled. VDDA must be ≥1.62 V for ADC/COMP or ≥2.4 V for VREFBUF operation.
Does STM32U073KBU6 support true hardware AES encryption?
No. The STM32U073KBU6 does not include a dedicated AES accelerator. It provides secure boot, RDP Level 2, HDP, and TRNG-but cryptographic operations like AES must be implemented in software using the Cortex-M0+ core. For hardware-accelerated AES, consider STM32U5 or STM32L5 series devices.
Can the internal 12-bit DAC drive a speaker directly?
No. The DAC output channel is designed for precision analog signal generation-not power delivery. Its typical output drive capability is ±5 mA into resistive loads; driving even a small 8 Ω speaker would cause severe distortion and exceed absolute maximum ratings. Use an external audio amplifier stage (e.g., Class-D or opamp buffer) for speaker interfacing.
How many GPIOs on STM32U073KBU6 are 5 V-tolerant in all power modes?
68 of the 69 GPIOs are 5 V-tolerant when VDD is powered between 1.71 V and 3.6 V. Tolerance is maintained in Run, Sleep, Stop, and Standby modes-but not in Shutdown mode, where I/Os enter high-impedance state and 5 V tolerance is undefined. Pin PA0 is not 5 V-tolerant; consult Table 10 in DS14548 Rev 2 for full pin listing.
STM32U073KBU6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- -
- Series:
- -
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- -
- Core Size:
- -
- Speed:
- -
- Connectivity:
- -
- Peripherals:
- -
- Number of I/O:
- -
- Program Memory Size:
- -
- Program Memory Type:
- -
- EEPROM Size:
- -
- RAM Size:
- -
- Voltage - Supply (Vcc/Vdd):
- -
- Data Converters:
- -
- Oscillator Type:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
STM32U073KBU6 FAQ
1.How can I place an order for STM32U073KBU6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U073KBU6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U073KBU6 reliable?
The price and inventory of STM32U073KBU6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U073KBU6 is usually 5 days.
3.What payment methods are accepted for STM32U073KBU6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U073KBU6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U073KBU6?
STM32U073KBU6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U073KBU6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U073KBU6?
For technical support, including STM32U073KBU6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U073KBU6 requirements.
6.How does Aetrix verify that STM32U073KBU6 is sourced from the original manufacturer or authorized distributors?
All STM32U073KBU6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U073KBU6 meets industry standards.
7.What is the process for return or replacement of STM32U073KBU6?
All STM32U073KBU6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32U073KBU6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U073KBU6 part is unused and in its original packaging.
Return procedure for STM32U073KBU6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U073KBU6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

