STMicroelectronics STM32U073R8T6
- Part No.:
- STM32U073R8T6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- -
- Datasheet:
-
STM32U073R8T6.pdf
- Description:
- IC MCU 32BIT 64KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,076
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U073R8T6 from STMicroelectronics is an ultra-low-power Arm® Cortex®-M0+ 32-bit MCU operating up to 56 MHz, featuring 256-Kbyte flash memory, 40-Kbyte SRAM with hardware parity, and integrated USB 2.0 full-speed crystal-less interface. It delivers 407 ULPMark™-CP and supports LCD driving (8×48 segments) with internal step-up converter for battery-powered portable instrumentation.
For engineers reviewing the STM32U073R8T6 datasheet, STM32U073R8T6 pinout, STM32U073R8T6 application, or STM32U073R8T6 equivalent, key selection criteria include VBAT mode current (130 nA), Stop 2 mode consumption (695 nA without RTC), 12-bit ADC conversion time (0.4 µs), 16-channel capacitive sensing support, and LQFP64 package compatibility with 69 GPIOs (6 wake-up pins).
Technical Context
The device integrates an ART Accelerator enabling 0-wait-state execution from flash at 56 MHz, paired with a 1-Kbyte instruction cache and single-cycle multiplier for deterministic interrupt latency. Its power architecture uses dual regulators (MR/LPR) and supports six low-power modes - including Shutdown (16 nA), Standby (30 nA without RTC), and Stop 2 (695 nA) - with automatic VBAT/VDD switchover and brownout reset (BOR) with four programmable thresholds.
Analog subsystem includes independent VDDA supply, 12-bit ADC with hardware oversampling (up to 16-bit), 12-bit DAC with sample-and-hold, one rail-to-rail op-amp with PGA (gain up to 16), and two ultra-low-power comparators - all accessible in Stop mode with dedicated low-power timers and DMA mapping via DMAMUX.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm® Cortex®-M0+, 56 MHz max - enables real-time control with MPU and deterministic NVIC interrupt handling |
| Flash / SRAM | 256-Kbyte single-bank flash with RDP Level 2 protection; 40-Kbyte SRAM (32 KB + 8 KB) with hardware parity - ensures functional safety and secure boot isolation |
| Power Modes | Shutdown: 16 nA; Stop 2: 695 nA (no RTC); Standby: 30 nA (no RTC); Run: 52 μA/MHz - optimized for multi-year battery life in metering and wearables |
| Analog Peripherals | 12-bit ADC (0.4 µs conv.), 12-bit DAC, 1 op-amp (PGA gain ≤16), 2 comparators - supports sensor signal conditioning without external components |
| USB & Timing | Crystal-less USB 2.0 FS; 4–48 MHz HSE + 32 kHz LSE; PLL for system/USB/ADC clocks - eliminates external crystal cost and board space |
| Package & I/O | LQFP64 (10 × 10 mm); 69 GPIOs (most 5 V-tolerant); 6 wake-up pins - enables high-density PCB layout with robust interfacing to legacy peripherals |
| Security | RDP Level 2 (irreversible), HDP, Secure Boot, TRNG (NIST SP 800-90B candidate), PSA Level 1 & SESIP Level 3 candidate - meets industrial firmware integrity requirements |
Pinout & Package
LQFP64 (10 × 10 mm, 0.5 mm pitch) package with exposed thermal pad; RoHS-compliant and ECOPACK2 certified.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Digital power supply and ground | Core logic and I/O domain (1.71–3.6 V); VSS provides reference for all digital signals |
| VDDA, VSSA | Analog power and ground | Independent 1.62–3.6 V supply for ADC/DAC/OPAMP/COMP - prevents digital noise coupling into analog measurements |
| VBAT | Backup power input | Supplies RTC and 9×32-bit backup registers during main power loss; enables tamper detection and calendar retention |
| PA11/PA12 | USB DP/DM | Crysal-less USB 2.0 full-speed interface - no external oscillator required; supports LPM and BCD enumeration |
| PC13–PC15 | LSE oscillator inputs | Connects 32.768 kHz crystal for RTC calibration and ultra-low-power timekeeping (160 nA Standby with RTC) |
| NRST | Active-low reset input | Hardware reset trigger with internal pull-up; compatible with open-drain reset supervisors and push-button circuits |
| BOOT0 | Boot mode selection | Configures boot source (flash/system memory/SRAM); shared with GPIO when boot selector option bit disabled |
Key Features
| Feature | Design Value |
|---|---|
| ART Accelerator | Enables 0-wait-state execution from flash at 56 MHz - eliminates performance penalty of embedded flash vs. SRAM |
| Capacitive Sensing | 21-channel CSD supporting touchkey, linear, and rotary sensors - replaces mechanical buttons and reduces BOM in HMI designs |
| Low-Power Timers | Three 16-bit LP timers available in Stop mode - enables periodic wake-up for sensor polling without CPU intervention |
| LCD Controller | Drives 8×48 or 4×52 segments with integrated step-up converter - powers segment-based displays directly from single-cell Li-ion or coin cell |
| USB Crystal-less | Full-speed device mode with internal clock recovery - removes 12 MHz crystal and matching capacitors, saving >1.5 mm² PCB area |
Applications
| Smart Utility Metering | Portable Medical Sensors |
|---|---|
Use Scenario: Battery-powered gas/water meters requiring decade-long operation on primary cells with daily RF transmission and metrology logging. IC Role / Device Role / Timing Role: Main controller executing metrology algorithms, managing LCD display, triggering NB-IoT modem wake-up, and maintaining RTC calendar via VBAT. Use Value: 16 nA Shutdown and 695 nA Stop 2 modes extend battery life beyond 15 years; integrated 12-bit ADC and op-amp enable direct sensor front-end without external signal chain. | Use Scenario: Wearable ECG/SpO₂ monitors needing continuous analog acquisition, low-latency processing, and compact monochrome display. IC Role / Device Role / Timing Role: Signal acquisition hub with 12-bit ADC oversampling, real-time filtering, LCD segment driver, and USB recharging interface. Use Value: 0.4 µs ADC conversion and 4 µs wake-up from Stop mode ensure sub-millisecond response to arrhythmia events; 8×48 LCD drive eliminates external display controller. |
| Industrial Wireless Sensor Nodes | Secure Access Control Terminals |
Use Scenario: Dust-proof environmental sensors deployed in remote locations, transmitting temperature/humidity data via LoRaWAN every 15 minutes. IC Role / Device Role / Timing Role: Low-power host processor managing sensor fusion, cryptographic signing, and radio sleep/wake coordination using LP timers. Use Value: TRNG and PSA Level 1 certification support secure key generation; 5 passive anti-tamper pins detect physical intrusion attempts during deployment. | Use Scenario: Battery-backed door controllers storing biometric templates and validating credentials offline during mains failure. IC Role / Device Role / Timing Role: Trusted execution environment with Secure Boot, RDP Level 2, and 96-bit unique ID for device attestation and template encryption. Use Value: VBAT-powered SRAM2 retains encrypted templates during power outage; hardware parity on 40-Kbyte SRAM prevents fault injection attacks on runtime data. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power Arm Cortex-M0+ microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L073RZT6 | Same LQFP64 package; 192-Kbyte flash, 20-Kbyte SRAM; no USB crystal-less; higher active current (110 μA/MHz) | Lacks integrated USB PHY and LCD controller; requires external crystal for USB; lower ULPMark-CP (225) | Select when USB connectivity is unnecessary and cost-sensitive BOM prioritizes flash density over ultra-low-power USB integration |
| RA2E2A20GJF#AC0 | 48-MHz Arm Cortex-M23; 128-Kbyte flash, 16-Kbyte SRAM; 1.62–3.6 V; 250 nA Stop mode; no LCD or crystal-less USB | Higher security (PSA Level 2), lower GPIO count (56), no analog op-amp or DAC; different peripheral set (SCI instead of USART) | Select when PSA Level 2 certification is mandatory and analog integration is handled externally; not suitable for LCD or USB-reliant designs |
Compared with STM32L073RZT6 and RA2E2A20GJF#AC0, the STM32U073R8T6 uniquely combines crystal-less USB, LCD controller, and 130 nA VBAT mode - making it optimal for compact, battery-powered HMI devices where display, connectivity, and multi-decade runtime are co-required.
Availability
STM32U073R8T6 is available at Aetrix Electronics and suitable for smart utility metering, portable medical sensors, industrial wireless sensor nodes, and secure access control terminals requiring stable component supply across long-lifecycle deployments.
Supply support for STM32U073R8T6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog products for industrial, automotive, and consumer markets.
The STM32U0 series targets ultra-low-power embedded applications demanding <100 nA shutdown current, integrated human-machine interface (LCD/USB/touch), and PSA-certifiable security - bridging the gap between legacy ultra-low-power MCUs and mainstream Cortex-M portfolios.
FAQ
What is the maximum operating frequency and core type of the STM32U073R8T6?
The STM32U073R8T6 features an Arm® Cortex®-M0+ 32-bit RISC core with a maximum operating frequency of 56 MHz. It includes an ART Accelerator with 1-Kbyte instruction cache to enable zero-wait-state execution from flash memory, achieving 1.13 DMIPS/MHz and 134 CoreMark® at full speed. The core integrates a Memory Protection Unit (MPU) and supports Thumb-2 instruction set for efficient code density.
Does the STM32U073R8T6 support crystal-less USB operation?
Yes, the STM32U073R8T6 integrates a full-speed USB 2.0 device interface with built-in clock recovery, eliminating the need for an external 12 MHz crystal. This crystal-less architecture supports Link Power Management (LPM) and Battery Charging Detection (BCD), and operates across the full 1.71–3.6 V supply range. The USB PHY is powered by the dedicated VDDUSB supply (3.0–3.6 V) and remains functional in low-power modes when enabled.
How many GPIOs does the LQFP64 package support, and what is their voltage tolerance?
The STM32U073R8T6 in LQFP64 package supports up to 69 fast I/Os, with most pins rated for 5 V tolerance even when VDD is as low as 1.71 V. These GPIOs include 6 dedicated wake-up pins usable in Shutdown, Standby, and Stop modes. Pin multiplexing is managed via SYSCFG registers, and all GPIOs support configurable pull-up/pull-down, open-drain, and alternate function modes per the RM0503 reference manual.
What are the lowest power consumption modes and their typical current values?
The STM32U073R8T6 achieves 16 nA in Shutdown mode (6 wake-up pins active), 30 nA in Standby mode without RTC, and 695 nA in Stop 2 mode without RTC - all measured at 25 °C with VDD = 3.3 V. VBAT mode consumes 130 nA while retaining RTC and 9×32-bit backup registers. These values are validated per DS14548 Rev 2 and assume default configuration; actual current depends on enabled peripherals and clock sources.
STM32U073R8T6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- -
- Series:
- -
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- -
- Core Size:
- -
- Speed:
- -
- Connectivity:
- -
- Peripherals:
- -
- Number of I/O:
- -
- Program Memory Size:
- -
- Program Memory Type:
- -
- EEPROM Size:
- -
- RAM Size:
- -
- Voltage - Supply (Vcc/Vdd):
- -
- Data Converters:
- -
- Oscillator Type:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
STM32U073R8T6 FAQ
1.How can I place an order for STM32U073R8T6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U073R8T6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U073R8T6 reliable?
The price and inventory of STM32U073R8T6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U073R8T6 is usually 5 days.
3.What payment methods are accepted for STM32U073R8T6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U073R8T6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U073R8T6?
STM32U073R8T6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U073R8T6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U073R8T6?
For technical support, including STM32U073R8T6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U073R8T6 requirements.
6.How does Aetrix verify that STM32U073R8T6 is sourced from the original manufacturer or authorized distributors?
All STM32U073R8T6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U073R8T6 meets industry standards.
7.What is the process for return or replacement of STM32U073R8T6?
All STM32U073R8T6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32U073R8T6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U073R8T6 part is unused and in its original packaging.
Return procedure for STM32U073R8T6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U073R8T6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

