STMicroelectronics STM32U083HCY6TR
- Part No.:
- STM32U083HCY6TR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- -
- Datasheet:
-
STM32U083HCY6TR.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 42WLCSP
- Quantity:
- Payment:

- Shipping:

Inventory:1,313
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U083HCY6TR from STMicroelectronics is an ultra-low-power Arm® Cortex®-M0+ 32-bit MCU operating up to 56 MHz, featuring 256-Kbyte flash memory, 40-Kbyte SRAM with hardware parity, USB 2.0 full-speed crystal-less interface, and integrated LCD controller supporting 8×48 segments. It delivers 407 ULPMark™-CP and achieves 825 nA Stop 2 mode current with RTC enabled - optimized for battery-powered industrial sensors and portable medical devices.
For engineers reviewing the STM32U083HCY6TR datasheet, STM32U083HCY6TR pinout, STM32U083HCY6TR application, or STM32U083HCY6TR equivalent, key selection criteria include verified VBAT-mode current (130 nA), 69 GPIO count with 5 V tolerance, 12-bit ADC conversion time (0.4 µs), AES-128/256 hardware acceleration, and WLCSP42 package compatibility with space-constrained PCB layouts.
Technical Context
The STM32U083HCY6TR integrates an ART Accelerator enabling 0-wait-state execution from flash at 56 MHz, paired with a 1-Kbyte instruction cache and deterministic NVIC interrupt handling. Its power architecture uses dual regulators (MR/LPR) and supports six low-power modes - including Shutdown (16 nA), Standby (30 nA without RTC), and Stop 2 (695 nA without RTC) - all validated across −40 °C to +125 °C ambient.
Analog subsystem independence is enforced via separate VDDA (1.62–3.6 V) and VREF+ (2.048 V or 2.5 V) supplies, enabling simultaneous operation of 12-bit ADC (16-channel oversampling), 12-bit DAC, two rail-to-rail comparators, and one PGA-equipped op-amp - all with hardware parity-checked SRAM and robust RDP Level 2 protection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm® Cortex®-M0+, 56 MHz max - enables real-time control in energy-constrained edge nodes |
| Flash / SRAM | 256-Kbyte single-bank flash with RDP Level 2; 40-Kbyte SRAM split into 32-KB + 8-KB regions with hardware parity - ensures code integrity and safe data retention in Standby |
| Low-Power Current | 16 nA Shutdown mode (6 wake-up pins); 695 nA Stop 2 mode without RTC - extends coin-cell battery life beyond 10 years in periodic-sensing applications |
| Analog Peripherals | 1× 12-bit ADC (0.4 µs conversion, 16-bit oversampling), 1× 12-bit DAC, 2× comparators, 1× op-amp with PGA - supports sensor signal conditioning without external components |
| Communication | USB 2.0 FS crystal-less, 4× I²C (up to 1 Mbit/s), 7× USART/LPUART, 3× SPI - enables direct PC connectivity and multi-sensor bus integration |
| Security | AES-128/256 hardware accelerator, TRNG (NIST SP 800-90B candidate), 5 anti-tamper pins, PSA Level 1 & SESIP Level 3 candidate - meets baseline firmware authentication and data confidentiality requirements |
| Package | WLCSP42 (2.82 × 2.93 mm, 0.4 mm pitch) - supports miniaturized wearable and implantable form factors |
Pinout & Package
STM32U083HCY6TR is housed in a 42-ball WLCSP (Wafer-Level Chip Scale Package) measuring 2.82 × 2.93 mm with 0.4 mm ball pitch, compliant with ECOPACK2 environmental standards. The package supports solder reflow per JEDEC J-STD-020 and offers 69 GPIOs (68 usable in WLCSP42 configuration), with most pins 5 V-tolerant and six dedicated wake-up inputs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDUSB, VBAT | Power supply domains | Dedicated rails for digital core (VDD), analog peripherals (VDDA), USB transceiver (VDDUSB), and RTC/backup registers (VBAT) - enable independent power gating and battery backup |
| PA0–PA15, PB0–PB15, PC0–PC15, PD0–PD15, PF0–PF1 | General-purpose I/O | 69 total GPIOs; majority 5 V-tolerant; support alternate functions including USB DP/DM, LPUART, I²C, SPI, and capacitive sensing channels |
| OSC_IN/OSC_OUT | High-speed crystal oscillator input/output | Supports 4–48 MHz external crystal - required for USB timing accuracy and high-precision system clock |
| OSC32_IN/OSC32_OUT | Low-speed crystal oscillator input/output | Drives 32 kHz RTC clock source - enables calendar functions and ultra-low-power wake-up intervals |
| NRST | Active-low reset input | Asynchronous reset pin with internal pull-up; accepts external push-button or supervisor IC assertion |
| SWDIO/SWCLK | Serial Wire Debug interface | Two-pin debug port supporting programming, real-time trace, and low-overhead runtime inspection - no JTAG overhead |
Key Features
| Feature | Design Value |
|---|---|
| ART Accelerator with 1-KB instruction cache | Enables zero-wait-state 56 MHz execution from flash - eliminates performance penalty of embedded non-volatile memory |
| Batch Acquisition Mode (BAM) | Reduces active time during sensor sampling bursts - cuts average current by >40% in duty-cycled measurement systems |
| Independent analog power domain (VDDA) | Allows ADC/DAC/OPAMP operation at 1.62 V while digital core runs at 1.71 V - extends battery voltage range down to 1.8 V |
| Crystal-less USB 2.0 full-speed | Eliminates external 48 MHz crystal and matching capacitors - reduces BOM cost and PCB area by ≥3 mm² |
| Hardware CRC calculation unit | Offloads checksum computation from CPU - accelerates firmware update validation and communication packet integrity checks |
Applications
| Smart Utility Metering | Portable Medical Sensors |
|---|---|
Use Scenario: Battery-powered water/gas meters reading pulse outputs and transmitting hourly consumption via NB-IoT or LoRaWAN. IC Role / Device Role / Timing Role: Primary system controller managing sensor acquisition, secure data encryption (AES), RTC-based scheduling, and ultra-low-power sleep/wake cycles. Use Value: 16 nA Shutdown current and 4 μs wake-up from Stop mode enable >15-year battery life on CR2032 while maintaining precise timekeeping and tamper detection. | Use Scenario: Wearable ECG patch acquiring biopotential signals, performing on-device QRS detection, and streaming encrypted data to smartphone via BLE. IC Role / Device Role / Timing Role: Signal acquisition hub integrating 12-bit ADC, PGA op-amp, and hardware oversampling - synchronized with 32 kHz RTC for timestamped waveform capture. Use Value: Independent VDDA supply and 0.4 µs ADC conversion allow clean analog front-end operation at sub-2 V battery voltage - eliminating need for external LDO. |
| Industrial Predictive Maintenance Node | Smart Building Occupancy Sensor |
Use Scenario: Vibration and temperature monitoring node mounted on rotating machinery, logging FFT data locally and triggering alerts on anomaly detection. IC Role / Device Role / Timing Role: Edge AI inference host running lightweight ML models on SRAM-resident weights, using DMA-accelerated ADC sampling and AES-encrypted OTA updates. Use Value: 40-Kbyte parity-checked SRAM ensures model parameter integrity; 825 nA Stop 2 mode preserves context during 10-second sampling intervals - reducing average current to <1 µA. | Use Scenario: Ceiling-mounted PIR + ambient light sensor controlling HVAC and lighting based on occupancy duration and daylight harvesting. IC Role / Device Role / Timing Role: Multi-sensor fusion processor driving capacitive touch UI, LCD display (4×52 segments), and IR remote decoding via IRTIM peripheral. Use Value: Integrated LCD controller with internal step-up converter powers 4×52-segment display directly from 3 V battery - removes external boost IC and saves 2.5 mm² PCB area. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L083RCZ6 | Same Cortex-M0+, but 200 µA/MHz run current vs. 52 µA/MHz; no crystal-less USB; 192 KB flash | Lacks USB device capability and LCD driver; lower ULPMark-CP (240 vs. 407) | Select when USB and LCD are unnecessary and legacy toolchain compatibility is prioritized |
| RA4M2NGB20FBC | Arm Cortex-M33 core; 120 MHz; 512 KB flash; 128 KB SRAM; no integrated LCD; higher active current | Targets higher-performance edge processing; lacks VBAT-optimized RTC and sub-100 nA shutdown | Select when cryptographic acceleration (TrustZone) and larger memory footprint outweigh ultra-low-power requirements |
Compared with STM32L083RCZ6 and RA4M2NGB20FBC, the STM32U083HCY6TR uniquely combines crystal-less USB, integrated LCD driver, and industry-leading 16 nA shutdown current - making it the only choice for compact, long-life, display-enabled IoT endpoints requiring certified security and analog integration.
Availability
STM32U083HCY6TR is available at Aetrix Electronics and suitable for smart utility metering, portable medical sensors, industrial predictive maintenance nodes, and smart building occupancy sensors requiring stable component supply and long-term lifecycle assurance.
Supply support for STM32U083HCY6TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog products for industrial, automotive, and consumer markets.
The STM32U0 series targets ultra-low-power embedded applications demanding extended battery life, integrated analog peripherals, and hardware security - specifically engineered for space-constrained, cost-sensitive IoT endpoints where every nanoamp and square millimeter matters.
FAQ
What is the maximum operating frequency and corresponding power consumption in Run mode?
The STM32U083HCY6TR operates at up to 56 MHz using its internal 48 MHz MSI oscillator with PLL. In Run mode with LDO regulator active, it consumes 52 µA/MHz - measured at 3.3 V and 25 °C. This value scales linearly with frequency and is validated across the full −40 °C to +125 °C temperature range per DS14463 Rev 2 Section 6.3.1.
Does the WLCSP42 package support all 69 GPIOs listed in the datasheet?
No. The WLCSP42 package provides 42 balls, limiting accessible GPIOs to 33 pins (including power, reset, and debug). The full 69 GPIO count applies to larger packages like LQFP80 and UFBGA81. Pin mapping for WLCSP42 is defined in Table 10 of DS14463 Rev 2, with specific allocations for USB, LPUART, and capacitive sensing functions.
How does the crystal-less USB interface maintain timing accuracy without an external 48 MHz crystal?
The crystal-less USB relies on ST's proprietary clock recovery system (CRS) synchronized to the USB SOF packet stream. It uses the internal 48 MHz MSI oscillator auto-trimmed by the 32 kHz LSE crystal, achieving ±0.25% accuracy - sufficient for USB full-speed compliance. This eliminates external crystal load capacitors and reduces bill-of-materials cost.
Is the 12-bit DAC output capable of driving standard audio codecs or operational amplifier inputs directly?
Yes. The integrated 12-bit DAC features a low-power sample-and-hold circuit and rail-to-rail output swing. It can directly drive op-amp inputs (e.g., PGA stage) or audio codec reference inputs with ≤10 kΩ load impedance. Output buffer gain and settling time (10 µs to 0.1%) are specified in DS14463 Rev 2 Section 6.4.3, confirming suitability for sensor calibration and analog stimulus generation.
STM32U083HCY6TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- -
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- -
- Core Size:
- -
- Speed:
- -
- Connectivity:
- -
- Peripherals:
- -
- Number of I/O:
- -
- Program Memory Size:
- -
- Program Memory Type:
- -
- EEPROM Size:
- -
- RAM Size:
- -
- Voltage - Supply (Vcc/Vdd):
- -
- Data Converters:
- -
- Oscillator Type:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
STM32U083HCY6TR FAQ
1.How can I place an order for STM32U083HCY6TR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U083HCY6TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U083HCY6TR reliable?
The price and inventory of STM32U083HCY6TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U083HCY6TR is usually 5 days.
3.What payment methods are accepted for STM32U083HCY6TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U083HCY6TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U083HCY6TR?
STM32U083HCY6TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U083HCY6TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U083HCY6TR?
For technical support, including STM32U083HCY6TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U083HCY6TR requirements.
6.How does Aetrix verify that STM32U083HCY6TR is sourced from the original manufacturer or authorized distributors?
All STM32U083HCY6TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U083HCY6TR meets industry standards.
7.What is the process for return or replacement of STM32U083HCY6TR?
All STM32U083HCY6TR units undergo pre-shipment inspection (PSI). If there is an issue with STM32U083HCY6TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U083HCY6TR part is unused and in its original packaging.
Return procedure for STM32U083HCY6TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U083HCY6TR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

